Install this unit in a well ventilated, cool, dry, clean place-away from direct sunlight, heat sources, vibration, dust, moisture, or cold.. Do not attempt to modify or fix this unit. Contact qualified Sabaj service personnel when any service is needed. The cabinet should never be opened for any reason.
Page 12
A10d Features 2 pieces of ESS technology high-end digital-analog chip ES9038Q2M; Qualcomm's latest Bluetooth chip supports LDAC, APTX/HD, SBC, AAC; 4 pieces of high-end dual op amp OPA1612 and a large number of audio-grade components; The second-generation XMOS solution supports DoP64 and native DSD512, and PCM supports up to 32bit/768kHz;...
Operating the remote control Power ON/OFF Mute Volume MENU/OK Next level menu Return Volume /down Input select Switch to control A10d Invalid Note 1. This remote controller use 2 x R03/AAA battaries. 2. When you first operate A10d, press the C key first.
Page 15
Bluetooth Operation Instructions Connection: Switch the input source to bluetooth, turn on the bluetooth function of the mobile phone, search for "SABAJ A10d", click on the pairing connection after the search, when the mobile phone displays "connected", the connection is successful.
A10d Introduction Function introduction When turned on, it will display meaning A10d. When switching the input it will display When adjusting the volume, the volume level is displayed. When muted, the current volume will flash. During playback, the current audio file sample rate will be displayed.
Page 17
A10d Function introduction PCM FILTER (Fixed minimum phase fast roll-off) (Linear slow roll-off) (Apodizing Apodization Filter) (Minimum phase fast roll-off) (Minimum phase slow roll-off) (Linear fast roll-off) (Brickwall Mixing Filter)
Page 18
A10d Function introduction DP1-DP9 (Digital Phase Locked Loop) DPLL 1~9, the lower the value, the smaller the clock jitter. This DPLL setting is a unique function of ESS series products. It can adjust the bandwidth of the DPLL digital phase-locked loop circuit inside the chip, so that the chip can achieve a balance between anti-clock jitter and input tolerance.