Vaisala MPU112 Technical Reference
  1. Manuals
  2. Brands
  3. Vaisala Manuals
  4. Computer Hardware
  5. MPU112
  6. Technical reference
Vaisala MPU112 Technical Reference

Vaisala MPU112 Technical Reference

Main processor unit
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
TECHNICAL REFERENCE
Main Processor Unit
MPU112
M210829EN-A

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MPU112 and is the answer not in the manual?

Questions and answers

Summary of Contents for Vaisala MPU112

  • Page 1 TECHNICAL REFERENCE Main Processor Unit MPU112 M210829EN-A...
  • Page 2 The contents are subject to change without prior notice. Please observe that this manual does not create any legally binding obligations for Vaisala towards the customer or end user. All legally binding commitments and agreements are included exclusively in the applicable supply contract or Conditions of...

  • Page 3: Table Of Contents

    General Safety Considerations ..........4 ESD Protection..............5 Recycling .................. 5 CHAPTER 2 PRODUCT OVERVIEW.................. 7 Introduction to MPU112 Main Processor Unit ....... 7 CHAPTER 3 FUNCTIONAL DESCRIPTION............... 9 PC Core module ............... 9 Flash Disk ................10 CHAPTER 4 SYSTEM LOGIC PLD...................
  • Page 4 CHAPTER 8 TECHNICAL DATA ..................23 Control Processor ..............23 General ..................24 Connector Signal Layout ............25 CHAPTER 9 DIAGRAMS AND BOARD LAYOUTS ............27 Main Processor MPU112............27 CHAPTER 10 PARTS LIST ....................37 APPENDIX A CONNECTOR SIGNAL LIST................41 APPENDIX B FRONT PANEL CONNECTORS..............45 COM1 Connector ..............45 ETH1 and ETH2 Connectors..........45...

  • Page 5: Chapter 1 General Information

    CHAPTER 1 GENERAL INFORMATION This chapter provides general notes for the product. About This Manual This manual provides information for the Vaisala Main Processor Unit MPU112. Contents of This Manual This manual consists of the following chapters: - Chapter 1, General Information, provides general notes for the product.

  • Page 6: Feedback

    - Appendix B, Front Panel Connectors describes the MPU112 connectors. - Appendix C, List of Signals lists the signals used in the MPU112. Feedback Vaisala Customer Documentation Team welcomes your comments and suggestions on the quality and usefulness of this publication. If you find errors or have other suggestions for improvement, please indicate the chapter, section, and page number.

  • Page 7: Esd Protection

    Chapter 1 ________________________________________________________ General Information ESD Protection Electrostatic Discharge (ESD) can cause immediate or latent damage to electronic circuits. Vaisala products are adequately protected against ESD for their intended use. However, it is possible to damage the product by delivering electrostatic discharges when touching, removing, or inserting any objects inside the equipment housing.
  • Page 8 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 6 ___________________________________________________________________ M210829EN-A...

  • Page 9: Chapter 2 Product Overview

    Main Processor Unit MPU112. Introduction to MPU112 Main Processor Unit The MPU112 is an E1-sized module that controls the system functions and external communication. It comprises an E1-sized main circuit board and a Computer Module which is installed on the Carrier Board.
  • Page 10 TECHNICAL REFERENCE___________________________________________________________ Serial communication channels COM1-4 are used for external communication. The COM1-2 channels are from Computer module and COM3-4 channels are from PLD logic. ARCNET type local area network is used for the connection to other sounding system units. 8 ___________________________________________________________________ M210829EN-A...

  • Page 11: Functional Description

    The ISA bus is used for a flash type BIOS memory and system logic PLD connections. The IDE bus connects to an onboard ATA flash disk memory. The serial channel COM1 is used for diagnostics and the channel COM2 is used as a system interface. VAISALA ________________________________________________________________________ 9...

  • Page 12: Flash Disk

    TECHNICAL REFERENCE___________________________________________________________ After reset, the processor starts the operation by executing the BIOS code in its internal flash memory. First, the BIOS code verifies the correct operation of the main system components. Then it transfers the further code execution to the SDRAM system memory. After BIOS is complete, the processor boots from ATA flash disk memory, loads code to PLD (Programmable Logic Device), and starts the execution of the actual application program.

  • Page 13: Chapter 4 System Logic Pld

    This chapter provides information about the Programmable Logic Devices of the MPU112. Programmable Logic Device (PLD) The MPU112 contains two Programmable Logic Devices (PLDs) D14 and D17. Both devices are in-circuit configurable. The main device is D14 which is used to implement all required custom logic functions.

  • Page 14: Isa Bus Interface

    The resistors R64, R65, R79 and R73, R90, R94 are used to allow overriding of D16 outputs. The PLD D14 is used to implement the main timing, control, and interface logic functions in the MPU112. The PLD D14 includes the following main functions: ISA Bus Interface...

  • Page 15: Serial Channels 3 And 4

    The PLD D14 contains a register for the device code (fixed to 13 hex) of the MPU112. The slot code and rack code of the MPU112 are read from the D14 inputs. The slot and rack codes depend on the external connections and are used to define the ARCNET node address of the MPU112.
  • Page 16 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 14 __________________________________________________________________ M210829EN-A...

  • Page 17: External Communication Interfaces

    PCI bus connection; D21-B for Ethernet line connections; and D21-C for power connections. The controller is directly connected to the PCI bus of the Computer Module. The 25 MHz clock is connected from the 25 MHz clock oscillator Z2. VAISALA _______________________________________________________________________ 15...

  • Page 18: Ethernet Switch

    TECHNICAL REFERENCE___________________________________________________________ The receive (E5ATD+/-) and transmit (E5ARD+/-) pairs of the Ethernet line are connected directly to the port 5 of the Ethernet switch. The EEPROM D11 is for programmable initialization parameters, which are automatically loaded to the controller registers at system reset or power up.

  • Page 19: Arcnet Line Interface

    PWR# controls determine the data direction on the bus. Interrupt signal PINT# is connected to the PLD D14. The controller is connected to the network through the bi-directional differential Line Transceiver D2. The line is protected against voltage transients by bi-directional transient suppressors. VAISALA _______________________________________________________________________ 17...

  • Page 20: Serial Channels

    (ARCTXEN# and ARCTX) are connected to the transmitter via PLD D14. Serial Channels The MPU112 has four serial channels for external serial communication. All channels have RS232 compatible line drivers and receivers. - Channels 1 and 2 are provided by the Computer Module. Both channels are supported by the internal baud rate generators.

  • Page 21: Chapter 6 Support Logic

    The PLL D6 is not used. Its clock input, clock output and programming inputs are connected to the PLD D14 for possible future use. VAISALA _______________________________________________________________________ 19...

  • Page 22: Voltage Regulators

    TECHNICAL REFERENCE___________________________________________________________ Voltage Regulators The linear voltage regulator A1 is used to generate required +2.5 V internal operating voltages from the +3.3 V system voltages. The linear voltage regulator A2 generates +3.3 V operating voltage (signal +3.3VCLK) for clock frequency components D6, D8, D27 and Test Input Input signal TESTX# from X1/b39 is connected via D9 to the PLD.

  • Page 23: Chapter 7 Test Program

    After the BIOS is complete, the processor boots from onboard ATA flash disk memory, loads the code to a PLD (Programmable Logic Device), changes the LED color from yellow to green and starts the execution of the actual application program. VAISALA _______________________________________________________________________ 21...
  • Page 24 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 22 __________________________________________________________________ M210829EN-A...

  • Page 25: Chapter 8 Technical Data

    Chapter 8 ____________________________________________________________ Technical Data CHAPTER 8 TECHNICAL DATA This chapter contains the MPU112 technical specifications. Control Processor Table 1 Technical Data for Control Processor Part Specification PC Module Processor type AMD Geode LX800 Clock rate 500 MHz Memory DDR SODIMM...

  • Page 26: General

    TECHNICAL REFERENCE___________________________________________________________ General Table 2 General Specifications Feature Specification Power requirements +3.3 V (±5%) 700 mA +5 V (±5%) 1600 mA Operating conditions Temperature 0 ... +55ºC standard –30 ... +55ºC extended Humidity Non-condensing Storage conditions Temperature –55 ... +80ºC Humidity Non-condensing Dimensions and mass...

  • Page 27: Connector Signal Layout

    FWGATE# O FHDSEL# +3.3 V +3.3 V +3.3 V +3.3 V +3.3 V FMTR0# O FDR0# O FDIR# O FSTEP# O FWDATA# +5 V +5 V +5 V +5 V +5 V FINDEX FTRK0 FWRPRT FRDATA FDCHG VAISALA _______________________________________________________________________ 25...
  • Page 28 TECHNICAL REFERENCE___________________________________________________________ 26 __________________________________________________________________ M210829EN-A...

  • Page 29: Diagrams And Board Layouts

    Chapter 9 _________________________________________________ Diagrams and Board Layouts CHAPTER 9 DIAGRAMS AND BOARD LAYOUTS This chapter contains the technical drawings. Main Processor MPU112 Table 4 MPU112 Technical Drawings Code Description DRW224327 Block Diagram DRW224328 Circuit Diagram DRW224343 Components Layout VAISALA _______________________________________________________________________ 27...
  • Page 30 TECHNICAL REFERENCE___________________________________________________________ 28 __________________________________________________________________ M210829EN-A...
  • Page 31 Chapter 9 _________________________________________________ Diagrams and Board Layouts VAISALA _______________________________________________________________________ 29...
  • Page 32 TECHNICAL REFERENCE___________________________________________________________ 30 __________________________________________________________________ M210829EN-A...
  • Page 33 Chapter 9 _________________________________________________ Diagrams and Board Layouts VAISALA _______________________________________________________________________ 31...
  • Page 34 TECHNICAL REFERENCE___________________________________________________________ 32 __________________________________________________________________ M210829EN-A...
  • Page 35 Chapter 9 _________________________________________________ Diagrams and Board Layouts VAISALA _______________________________________________________________________ 33...
  • Page 36 TECHNICAL REFERENCE___________________________________________________________ 34 __________________________________________________________________ M210829EN-A...
  • Page 37 Chapter 9 _________________________________________________ Diagrams and Board Layouts VAISALA _______________________________________________________________________ 35...
  • Page 38 TECHNICAL REFERENCE___________________________________________________________ 36 __________________________________________________________________ M210829EN-A...

  • Page 39: Chapter 10 Parts List

    DRW213147 Front Panel Assembly, 3U, 6HP Assembly ref. 002 6014 Connector Accessory D20418-2 Assembly ref. 003 16166 Plastic Label 1180, 65+3mm, Text MPU112. Printed with label printer. Document DRW214831 Assembly ref. 004 DRW213359 Heatsink for MPU112 Assembly ref. 005 218713 Computer Module, SM800PC Assembly ref.
  • Page 40 TECHNICAL REFERENCE___________________________________________________________ Reference Part No. Description D12,13,18,20,27 26570 IC, Buffer Tiny NC7SZ125M5X_NL 27133 IC, SRAM based PLD EP1K100FI484-2 26249 IC, Bus Transceiver 74LV245, TSSOP 20 26149 IC, Config. memory EPC2TI32 (SMD) 25771 IC, EPLD, EPM7064STC44-10-N, 27129 IC, Ethernet Controller AM79C973BVC/W D22-26 19568 IC, Inverter Tiny, NC7S14, SOT23-5...
  • Page 41 Printed Circuit Board 7067 Washer, Spring Lock B2,5 DIN127 A4 221284 SYM Ghost License, VAR Corporate SLVP 12299 Silicon Grease Thermalloy Redpoint 249 Thermal grease between heat sink (004) and smart module (005) 5068 Screw-Lock Compound Loctite 222 VAISALA _______________________________________________________________________ 39...
  • Page 42 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 40 __________________________________________________________________ M210829EN-A...

  • Page 43: Appendix Aconnector Signal List

    +5 V PDIAG# HD Pass Diagnostic +5 V c,d12 HCS0-1 HD Chip Select 0-1 +5 V DASP# HD Disk Active +5 V a,b18,d30,d31 ARC+/- ARCNET differential line Arcnet TxD6 Data output for serial channel 6, RS232 optional VAISALA _______________________________________________________________________ 41...
  • Page 44 TECHNICAL REFERENCE___________________________________________________________ Signal Description Level RxD6 Data input for serial channel 6, RS232 optional TxD5 Data output for serial channel 5, RS232 optional RxD5 Data input for serial channel 5, RS232 optional a,b24 E3Rx+/- Ethernet data input channel 3, Ethernet differential line d,e24 E3Tx+/-...
  • Page 45 Floppy Disk Write Protected, +5 V Rack2# for Arcnet address FRDATAR3# Floppy Disk Read Data, +5 V Rack3# for Arcnet address FDCHGR4# Floppy Disk Change, +5 V Rack4# for Arcnet address NOTE Signal marked by # are 0-level active. VAISALA _______________________________________________________________________ 43...
  • Page 46 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 44 __________________________________________________________________ M210829EN-A...

  • Page 47: Appendix Bfront Panel Connectors

    Appendix B ____________________________________________________ Front Panel Connectors APPENDIX B FRONT PANEL CONNECTORS This chapter describes the MPU112 connectors. COM1 Connector Serial port COM1 Type of connector: 9 pin male D connector Corresponding cable connector: 9 pin female D connector Table 1...
  • Page 48 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 46 __________________________________________________________________ M210829EN-A...

  • Page 49: Appendix Clist Of Signals

    Appendix C ____________________________________________________________ List of Signals APPENDIX C LIST OF SIGNALS This chapter lists the signals used in the MPU112. The following signal names and abbreviations are used throughout the text and drawings of the MPU112: +2.5V +2.5 V operating voltage +3.3V...
  • Page 50 TECHNICAL REFERENCE___________________________________________________________ E1...5RD+ Ethernet channel 1...5 received data+ E1...5RD- Ethernet channel 1...5 received data- E1...5RX+ Ethernet channel 1...5 receive signal+ E1...5RX- Ethernet channel 1...5 receive signal- E1...5TD+ Ethernet channel 1...5 transmitted data+ E1...5TD- Ethernet channel 1...5 transmitted data- E1...5TX+ Ethernet channel 1...5 transmit signal+ E1...5TX- Ethernet channel 1...5 transmit signal- E5ARD+...
  • Page 51 Memory chip select 16 MEMRD# Memory read MEMWR# Memory write MRES# Master reset MRXD0...3 Receive data bit 0 - 3 MSCLK Mouse clock MSDATA Mouse data OCCLK Oscillator clock OCPD# Oscillator power-down OCR0...6 Frequency setting input R0...6 VAISALA _______________________________________________________________________ 49...
  • Page 52 TECHNICAL REFERENCE___________________________________________________________ OCS0..2 Frequency setting input S0...2 OCV0...8 Frequency setting input V0...8 OP1...2P Output 1...2 from Computer Module OPX1...2 Output 1...2 OUTA...E3CP Serial data 3 output A...E from Computer Module PA0...2 Peripheral address 0 - 2 PAD0...7 Peripheral data 0 - 7 Parity Personal Computer PCAD00...31...
  • Page 53 VGAHXR VGA horizontal from buffer VGAR VGA red VGARR VGA red from Computer Module VGAV1 VGA vertical from Computer Module VGAVX VGA vertical sync VGAVXR VGA vertical from buffer VREF1...4 Voltage reference 1...4 ZWS# Zero wait state VAISALA _______________________________________________________________________ 51...
  • Page 54 TECHNICAL REFERENCE___________________________________________________________ This page intentionally left blank. 52 __________________________________________________________________ M210829EN-A...
  • Page 55 www.vaisala.com...

Table of Contents