Block Diagram - Panasonic TH-43DS630G Service Manual

Table of Contents

Advertisement

9 Block Diagram

TS-IN
TS-IN
HS1BC
HS1BCLKIN
1BCLKIN
HS1SYNCIN
HS1SYNCIN
HS1VALIN
HS1VALIN
HS1DIN0
HS1DIN0
1DIN0
S3.3
S3.3
S3.3
S3.3
HS1DIN1
HS1DIN1
1DIN1
S3.3 / TU1.8
S3.3 / TU1.8
HS1DIN2
HS1DIN2
1DIN2
DCDC
DCDC
HS1DIN3
HS1DIN3
1DIN3
1.2V
1.2V
HS1DIN4
HS1DIN4
1DIN4
HS1DIN5
HS1DIN5
1DIN5
DMD_IIC1 (IIC2)
DMD_IIC1
D_IIC1 (IIC2)
IC2)
HS1DIN6
HS1DIN6
1DIN6
IF_AGC2
IF_AGC2
HS1DIN7
HS1DIN7
1DIN7
Lo
Low -IF2
Low -IF2
HS1DIN8
HS1DIN8
1DIN8
2ndLo
2ndLow_IF,IFAGC
ndLow_I _IF,I ,IFAGC
Demod.
Demod.
1stLow_I _IF IFAGC
1stLow_IF IFAGC
1s
< FE_XRST
< FE_XRST
Low -IF1
Low -IF1
Lo
IF_AGC1
IF_AGC1
Terrestrial(1)
Terres
estrial ial(1)
DMD_IIC0
DMD_IIC0
D_IIC0
or
or
Terestllial/ca
Terestllial/cable(2)
llial/cable le(2)
CXD2840
D2840/2837
< FE_XRST
< FE_XRST
cable
cable
ca
Terr rres
Terrestrial
estrial
Cross Stream Switch
Cross St Stream Switch
ADC
ADC
Y1, 1,Pb1, 1,Pr1
Y1,Pb1,Pr1
LIN1, RIN1
LIN1, RIN1
RIN1
Lou
Lout2,Rout2
out2, 2,Rout2
VIO
VIO
V-SW
V-SW
AIO
AIO
A-SW
A-SW
SOUND_VCC
SOUND_VCC
ALRCKO
ALRCKO
ASDOUT0
ASDOUT0
AMP
AMP
MP
ABCKO
ABCK
BCKO
ASMCK
ASMCK
OPT
OPT
IECOUT
IECOUT
Optical OUT
Optical
ical OUT
ARCOUT
ARCOUT
Rx*
Rx*
Rx*
HDMI1
HDMI1
DDC* > STM, Peaks
DDC* > STM, Peaks
aks
HPD* < STM
HPD* < STM
HDMI_5V_DET* > STM
HDMI_5
HDMI_5V_DET* > STM
Rx*
Rx*
Rx*
HDMI
HDMI
HDMI2
HDMI2
Rx
Rx
MUX
MUX
DDC* > STM, Peaks
DDC* > STM, Peaks
aks
x3
x3
HPD* < STM
HPD* < STM
HDMI_5V_DET* > STM
HDMI_5V_DET* > STM
HDMI_5
Rx*
Rx*
Rx*
HDMI3
HDMI3
DDC* > STM, Peaks
DDC* > STM, Peaks
aks
HPD* < STM
HPD* < STM
HDMI_5
HDMI_5V_DET* > STM
HDMI_5V_DET* > STM
< TV_SOS
< TV_SOS
AMP/HP MUTE
AMP/HP MUTE
MONI NITOROUT MUTE
MONITOROUT MUTE
CIN
S3.3
S3.3
NAND
NAND
S12
S12
S12
S12
Fl Flash
Flash
1G
1G
XNFCE,X
XNFCE,XNFW
FCE,XNFW
Peaks
Peak aks
Peaks
Peak aks
P
P
DCDC
DCDC
DCDC
DCDC
NFCLE,NFALE
NFCLE,NFALE
VM
VM
XNFWE,X
XNFWE,XNFR
FWE,XNFR
JTAG
JTAG
E
E
AFB
AFB
NAND
NANDRYBY
NANDRYBY
S1.1
S1.1
S1.5
S1.5
S3.3
S3 3 3
S3.3
S3 3 3
NFD[7:0]
NFD[7:0]
Trans Port Decoder
Trans Port Dec ecoder
CPUBU
CPUBUS
UBUS
NAND-IF
NAND-IF
IIC
IIC
DMD
DMD
DMD-IIC0
DMD-IIC0
IIC0
DTV Decoder
DTV Decod
oder
P-IIC2
P-IIC2 (For DMD only)
IIC2 (Fo
For DMD on
only)
DMD-IIC1
DMD-IIC1
IIC1
VIF Decod
VIF Decoder
oder
SIF Decod
SIF Decoder
oder
Peak
Peaks
Peaks
Video
Video
Analog
Analog Video
og Video
IPR INS
IPR INS
INS
Format
Format
Processor
Process ssor
sLD8A
sLD8A
sLD8
Processor
Proce
cess ssor
DSP
DSP
I2S
I2S
SW
SW
A-Chip
A-Chip
A-D Chip
A-D Chip
Internal al BU
Internal BUS
BUS
D-Chip
D-Chip
DMD IIC
DMD II IIC
II IIC
IIC
DMD_IIC0
DMD_IIC0
P-IIC0
P-IIC0
DMD_IIC1
DMD_IIC1
P-IIC1
P-IIC1
AMP
AMP
PWM
PWM
SPDIF
SPDIF
SW
SW
CLK
CLK
GEN
GEN
23
S9
S9
STB5/5VS
STB5
B5/5 /5VS
S12
S12/S5
12/S5
(SD-Data-VCC)
(SD-Data-VCC)
S9-REG
S9-REG
Analo log
Analog
3
3
3 3 3 3 / / 1 1 8 8
3.3/1.8
3.3/1.8
3
3
/
/
1
1
8
8
ASIC
ASIC
UHS-1
UHS-1
UH
< (SDVOLC)
< (SDVOLC)
AN34043A
AN34043A
AN
REG
REG
STB3.3V/1.2V_REG
STB3.3V/1.2 .2V_REG
OVP
OVP
Safety
Safety
STB5V Reset IC (STM)
STB5V Reset I IC (STM)
SOS
SOS
Circuit
Ci Circuit
S9V_REG
S9V_REG
S12V Reset IC (Peaks)
S12V Reset IC (Peaks)
Audio MUTE
Audio MUTE
< MON_MUTE
< MON_MUTE
OCP/OVP/TV-SOS
OCP/OVP/TV-SOS
< SP_HP_MUTE
< SP_HP_MUTE
HP_MU
HP_MUTE,EXT_MUTE
_MUTE,EXT_MU
_MUTE
UH
UHS-I_REG
UHS-I_REG
PWM >
PWM >
TV_SOS
TV_SOS
PWM
PWM
Back Light
Back
ack Ligh
Light
PWM >
PWM >
DCDC_EN
DCDC
DC
DC
DC
DCDC_EN
DC
BL_ON >
BL_ON >
BL_SOS <
BL_SOS <
INVERTER
INVERTER
DTV_XRST >
DT T
DTV_XRST >
DT
T
or
or
LED Driver
LED Driver
SW_OFF_DET >
SW W
SW_OFF_DET >
SW
W
STB3.3
STB3.
B3.3
XRST
XRST
STB_XRST
STB_XRST
PWMA
PWMA
POWER_DET
POWER_DET
Panel
Panel
LVDS
LVDS
FHD: (DATA 4pairs / CLK 1pair) dual8bit
FHD: (DATA 4pairs / CLK 1pair) du
dual8bit it
LVDS-Tx
L L V V D D S S - - T T x x
m m i i n n i i - - L L V V D D S S - - T T x x
mini-LVDS-Tx
PANEL_TEST_ON
PANEL_TES
EST_ON
SCL0/SDA0
SCL0/SDA0
S1.5
S1.5
S1.5
S1.5
DDR3
DDR3
DDR
DDR3+(1333)
DDR3+(1333)
DD
DDR3+(1333)
DDR3+(1333)
D D D D R R - - I I F F
DDR-IF
x16
x16
x16
x16
S5
S5
USB
USB
USB2VBU
USB2VBUS >
BUS >
< USB2OC
< USB2OC
USB Memory
USB Memory
USB
USB
S5
S5
Power SW
Power SW
S5
S5
USB
USB
USB2DP/N
USB2D
B2DP/N /N
S5
S5
USB1VBUS >
USB1VBUS >
< USB1OC
< USB1OC
USB
USB
USB-IF
U U S S B B - - I I F F
S5
S5
Power SW
Power SW
3 3 p p o o r r t t
3port
USB1D
USB1DP/N
B1DP/N /N
S5
S5
S5
S5
USB0VBUS >
USB0VBUS >
< USB0OD
< USB0OD
USB
USB
S5
S5
Power SW
Power SW
WiFi Module
WiFi Modul
WiFi
odule
S5
S5
USB0DP/N
USB0D
B0DP/N /N
Seri rial
Serial
LAN
LAN
P-S -Serial0
P-Serial0
ETHER
E E T T H H E E R R
P-S -Serial1
P-Serial1
P P H H Y Y
PHY
P-UART0
P-UA
UART0
P-UART2
P-UA
UART2
SD-IF
S S D D - - I I F F
STM
STM
II IIC
IIC
STM-
STM-IIC
M-IIC
Serial
Ser erial
STM-Serial0
STM-S
M-Serial0
STM-Serial1
STM-S
M-Serial1
STB3.3
STB3.3
<
< KEY3
KEY3
POWER KEY
POWER KEY
25
25MHz
25MHz
< KEY1
< KEY1
CONTROL PANEL KEY
CONTROL PANEL KEY
TH-43DS630G/K/M/S

Advertisement

Table of Contents
loading

This manual is also suitable for:

Th-43ds630kTh-43ds630mTh-43ds630s

Table of Contents