Table of Contents
Advertisement
Function Block
13M
LO
32K
Signal
Control
Bus
Schematic_Signal
Name
13M_MCLK
13M_R
RFLO
IFLO
32K
W-RF RX
W-RF TX
G/D-RF RX
GSM_RX/DCS_RX
G/D-RF TX
GSM_TXDCS_TX
I/Q_WR
RXIA/RXIB/RXQA/RXQB
I/Q_WT
TXIA/TXIB/TXQA/TXQB
I/Q_GA
IRA/IRB/QRA/QRB
I/Q_GD
SW Ctrl
G-Band SEL
W-PA Ctrl
G-PA Ctrl
Pctl
VCXO Ctrl
RXON
TXON
Bus_W
WDAT/WCLK/WSTR
Bus_G
RADDAT/RADCLK/RADSTR
Bus-G/WPA
DACDAT/DACCLK/DACSTR
Table 5-2. Interface Signal Block
- 183 -
5. BLOCK DIAGRAM
Name
MCLK
XOOA/XOOB
RFLO/RFLOBAR
IFLO/IFLOBAR
RTCCLK
WCDMA_RX
WCDMA_TX
IDATA/QDATA
ANTSW0/1/2/3
BSEL0
WPAREF
PAREG
PCTL
VCXOCONT
RXON
TXON
Function
Main clock to BB
Ref for PLL
RF LO Generation
IF LO Generation
Real Time
RX RF signal
TX RF signal
RX RF signal
RX RF signal
WCDMA RXIQ
WCDMA TXIQ
GSM RX analog
GSM RX digital
Band/System switch
GSM/DCS switch
PAM Ref. Bias
Power control
TX power control
AFC
RX block ON
TX block ON
PLL program
PLL program
TX Gain program
Advertisement
Table of Contents
Troubleshooting
