Grundig 22 XLE 3220 BA Service Manual page 28

Chassis u2
Hide thumbs Also See for 22 XLE 3220 BA:
Table of Contents

Advertisement

Chassisplatte / Chassis Board – Scaler
+3.3V_STBY
C101
100nF
IC104
STM810SWX6F
TP1
R104
2
RESET
100R
3
V
STM809/810/811/812
CC
IRIN
V
COMPARE
RST
HDMI-CEC
t
(2)
rec
RST
System-RST
Generator
(1)
HPD_CTRL_A
MR
DEBOUNCE
HDMIA-CLK_N
HDMIA-CLK_P
HDMI-RXA0_N
HDMI-RXA0_P
AVDD33
HDMI-RXA1_N
HDMI-RXA1_P
HDMIA-SDA
HDMI-RXA2_N
HDMI-RXA2_P
HDMIA-SCL
HDMI1-ARC
Power on (trigger: +5V2_STBY)
3
VDDC
HS_VGA
BIN0
SOGIN0
GIN0P
GIN0M
RIN0
VS_VGA
AVDD126
AVDD_25
BIN2
SOGIN2
GIN2P
GIN2M
RIN2
AVDD33
CVBS4P
CVBS3P
CVBS2P
CVBS1P
VCOM0
CVBS_OUT0
AUL0
AUR0
AUL1
AUR1
AUVRM
AUVRP
AUVAG
AVDD_AU25
AVDD33
System-RST
IC100
MST6013VS
1
IRIN
2
CEC
3
RESET
4
HOTPLUGA
5
RXCN
6
RXCP
7
RX0N
8
RX0P
9
AVDD33
10
RX1N
11
RX1P
12
DCDA_DA
13
RX2N
14
RX2P
15
DDCDA_CK
16
ARC
17
NC
18
NC
19
NC
20
NC
21
NC
22
NC
23
NC
24
VDDC
25
HSYNC0
26
BIN0P
27
SOGIN0
28
GIN0P
29
GIN0M
30
RIN0P
31
VSYNC0
32
AVDD_126
33
AVDD_25
34
BIN1P
35
SOGIN1
36
GIN1P
37
GIN1M
38
RIN1P
39
AVDD33
40
CVBS4
41
CVBS3
42
CVBS2
43
CVBS1
44
CVBS0
45
VCOM
46
CVBS_OUT0
47
AUL0
48
AUR0
49
AUL1
50
AUR1
51
GND
52
AUVRP
53
AUVAG
54
AVDD_AU25
AVDD_AU33
AVDD_DMPLL
AVDD_REF
AVDD_PGA
AVDD_DDR
VDDC
AVDD_DDR
AVDD_DDR
VDDP
AVDD_DDR
GPIO77/I2S_OUT_MUTE
GPIO76/I2S_IN_BCK
GPIO75/I2S_IN_SD
GPIO74/I2S_IN_WS
VDDC
AVDD_MOD
VDDP
AVDD_PLL
A_MADR4
A_MADR5
A_MADR6
A_MADR7
A_MADR8
A_MADR9
A_MADR11
A_MADR12
A_MDQSU
A_MDQMU
A_MDQML
A_MDQSL
A_MCKE
162
DDVDD_DDR
DVDD_DDR
A_MCLK
161
A_MDQML
LDQM0
A_MCLKZ
160
A_MDQSL
LDQS0
159
AVDD_DDR
AVDD_DDR
A_MWEZ
158
NC
157
NC
A_MCASZ
156
A_MDATA7
A_DDR1_DQ7
A_MRASZ
155
A_MDATA6
A_DDR1_DQ6
154
A_MDATA5
A_DDR1_DQ5
A_MDATA15
153
AVDD_DDR
AVDD_DDR
A_MDATA14
152
A_MDATA4
A_DDR1_DQ4
A_MDATA13
151
A_MDATA3
A_DDR1_DQ3
A_MDATA12
150
A_MDATA2
A_DDR1_DQ2
149
A_MDATA1
A_DDR1_DQ1
A_MDATA11
148
AVDD_DDR
AVDD_DDR
A_MDATA10
147
A_MDATA0
A_DDR1_DQ0
A_MDATA9
146
A_MWEZ
A_DDR1_WEZ
A_MDATA8
145
A_MCASZ
A_DDR1_CAS
144
A_MRASZ
A_DDR1_RAS
A_MDATA7
143
A_MBADR0
A_DDR1_BA0
A_MDATA6
142
AVDD_DDR
AVDD_DDR
A_MDATA5
141
A_MBADR1
A_DDR1_BA1
A_MDATA4
140
A_MADR10
A_DDR1_A10
139
A_MADR0
A_DDR1_A0
A_MDATA3
138
A_MADR1
A_DDR2_A1
A_MDATA2
137
A_MADR2
A_DDR1_A2
A_MDATA1
136
A_MADR3
A_DDR1_A3
A_MDATA0
135
NC
134
NC
A
_
M
133
VDDC
VDDC
A_MBADR1
132
CFG-PWM1
GPIO21/PWM1
131
BRI_ADJ-PWM0
GPIO20/PWM0
A_MADR10
130
VDDP
VDDP
129
AU_MUTE
A_MADR0
128
AUSCK_IN
A_MADR1
127
AUSD_IN
A_MADR2
126
AUWS_IN
A_MADR3
125
AVDD_LPLL
AVDD_PLL
124
AVDD_MOD
AVDD_MOD
123
VDDC
VDDC
RXO0-
122
RXO0-
LVB0M
RXO0+
121
RXO0+
LVB0P
120
RXO1-
RXO1-
LVB1M
119
RXO1+
RXO1+
LVB1P
118
RXO2-
LVB2M
RXO2-
117
RXO2+
LVB2P
RXO2+
116
RXOC-
LVBCKM
115
RXOC-
RXOC+
LVBCKP
114
RXO3-
RXOC+
LVB3M
113
RXO3+
LVB3P
112
RXO4-
RXO3-
LVB4M
111
RXO4+
RXO3+
LVB4P
110
RXO4-
RXE0-
LVA0M
109
RXE0+
RXO4+
LVA0P
RXE0-
RXE0+
RXE1-
RXE1+
RXE2-
RXE2+
RXEC-
RXEC+
RXE3-
RXE3+
RXE4-
RXE4+
8
7
DDR_A4
6
5
DDR_A5
4
3
DDR_A6
2
1
DDR_A7
RN100 4*47R
8
7
DDR_A8
6
5
DDR_A9
4
3
DDR_A11
2
1
DDR_A12
RN101 4*47R
R107
47R
DDR_DQS1
DDR_UDQM
R124
22R
R125
22R
DDR_LDQM
R126
47R
DDR_DQS0
R100
47R
DDR_CKE
R101
22R
DDR_CLK+
R102
22R
DDR_CLK-
8
7
DDR_WE
6
5
4
3
DDR_CAS
2
1
DDR_RAS
RN103 4*47R
8
7
DDR_D15
6
5
DDR_D14
4
3
DDR_D13
2
1
DDR_D12
RN104 4*47R
8
7
DDR_D11
6
5
DDR_D10
4
3
DDR_D9
2
1
DDR_D8
RN105 4*47R
8
7
DDR_D7
6
5
DDR_D6
4
3
DDR_D5
2
1
DDR_D4
RN106 4*47R
8
7
DDR_D3
6
5
DDR_D2
4
3
DDR_D1
2
1
DDR_D0
RN107 4*47R
B
A
D
R
0
8
7
D
D
R
_
B
A
0
6
5
DDR_BA1
4
3
2
1
DDR_A10
RN108 4*47R
8
7
DDR_A0
6
5
DDR_A1
4
3
DDR_A2
2
1
DDR_A3
RN109 4*47R
8
7
LVDSO_0-
6
5
LVDSO_0+
4
3
LVDSO_1-
2
1
LVDSO_1+
RN110 4*47R
8
7
LVDSO_2-
6
5
LVDSO_2+
4
3
LVDSO_CLK-
2
1
LVDSO_CLK+
RN111 4*47R
8
7
LVDSO_3-
6
5
LVDSO_3+
4
3
LVDSO_4-
2
1
LVDSO_4+
RN112 4*47R
8
7
LVDSE_0-
6
5
LVDSE_0+
4
3
LVDSE_1-
2
1
LVDSE_1+
RN113 4*47R
8
7
LVDSE_2-
6
5
LVDSE_2+
4
3
LVDSE_CLK-
2
1
LVDSE_CLK+
RN114 4*47R
8
7
LVDSE_3-
6
5
LVDSE_3+
4
3
LVDSE_4-
2
1
LVDSE_4+
RN115 4*47R

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents