Advertisement
Block Diagram
Jack
Jack
Board
Board
Copyright ⓒ 2009 LG Electronics. Inc. All right reserved.
Only for training and service purposes
D1.2V, D2.5V, +3.3V, +5.0V_ST
SPDIF , EDID_WP ....
SCL0_3.3V, SDA0_3.3V, DDC_SCL, DDC_SDA
CVBS, SIF, AV, RGB ,COMPONENT, R/L,
TU_SCLK, TU_DATA, TU_SYNK''..
< Signal Interface >
MAIN
MAIN
Board
Board
LGE Internal Use Only
Advertisement
