Summit S93WD462 Specification Sheet

Precision supply-voltage monitor and reset controller with a watchdog timer and 1k-bit microwire memory

Advertisement

Quick Links

SUMMIT
MICROELECTRONICS, Inc.
Precision Supply-Voltage Monitor and Reset Controller
With a Watchdog Timer and 1k-bit Microwire Memory
FEATURES
• Precision Monitor & RESET Controller
— RESET and RESET Outputs
— Guaranteed RESET Assertion to V
— 150ms Reset Pulse Width
— Internal 1.26V Reference with ±1% Accuracy
— ZERO External Components Required
• Watchdog Timer
— Nominal 1.6 Second Time-out Period
— Reset by Any Transition of CS
• Memory
— 1K-bit Microwire Memory
— S93WD462
– Internally Ties ORG Low
– 100% Compatible With all 8-bit
Implementations
– Sixteen Byte Page Write Capability
— S93WD463
– Internally Ties ORG High
– 100% Compatible With all 16-bit
Implementations
– Eight Word Page Write Capability
BLOCK DIAGRAM
V CC
8
CS
1
SK
2
DI
3
DO
4
5
GND
© SUMMIT MICROELECTRONICS, Inc. 2001 • 300 Orchard City Drive, Suite 131 • Campbell, CA 95008 • Telephone 408-378-6461 • Fax 408-378-6586 • www.summitmicro.com
Characteristics subject to change without notice
= 1V
CC
5kHz
OSCILLATOR
+
V TRIP
WATCHDOG
1.26V
TIMER
MODE
ADDRESS
DECODE
DECODER
DATA I/O
2029 2.2 1/23/01
S93WD462/S93WD463
OVERVIEW
The S93WD462 and S93WD463 are precision power
supervisory circuits providing both active high and
active low reset output. Both devices also incorporate a
watchdog timer with a nominal time-out value of 1.6
seconds.
Both devices have 1k-bits of E
accessible via the industry standard microwire bus. The
S93WD462 is configured with an internal ORG pin tied
low providing a 8-bit byte organization and the
S93WD463 is configured with an internal ORG pin tied
high providing a 16-bit word organization. Both the
S93WD462 and S93WD463 have page write capabil-
ity. The devices are designed for a minimum 100,000
program/erase cycles and have data retention in ex-
cess of 100 years.
RESET
PULSE
GENERATOR
RESET
CONTROL
WRITE
CONTROL
E 2 PROM
MEMORY
ARRAY
2029 T BD 2.0
2
PROM memory that is
RESET#
6
RESET
7
1

Advertisement

Table of Contents
loading

Summary of Contents for Summit S93WD462

  • Page 1 1.26V MODE DECODE DATA I/O © SUMMIT MICROELECTRONICS, Inc. 2001 • 300 Orchard City Drive, Suite 131 • Campbell, CA 95008 • Telephone 408-378-6461 • Fax 408-378-6586 • www.summitmicro.com Characteristics subject to change without notice S93WD462/S93WD463 OVERVIEW The S93WD462 and S93WD463 are precision power...
  • Page 2: Pin Configuration

    1.0V. During power-down, the reset outputs will begin driving active when V falls below V The reset pins are I/Os; therefore, the S93WD462/ WD463 can act as a signal conditioning circuit for an externally applied reset. The inputs are edge triggered;...
  • Page 3 Read Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the S93WD462/ WD463 will come out of the high impedance state and, will first output an initial dummy zero bit, then begin shifting out the data addressed (MSB first).
  • Page 4 Once cleared, the content of a cleared location returns to a logical “1” state. Erase/Write Enable and Disable The S93WD462/WD463 powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction.
  • Page 5 * ENABLE = 11 DISABLE = 00 Figure 5. EWEN/EWDS Instruction Timing SUMMIT MICROELECTRONICS, Inc. S93WD462/S93WD463 A N-1 HIGH-Z Figure 3. Write Instruction Timing A N-1 HIGH-Z Figure 4. Erase Instruction Timing 2029 2.2 1/23/01 t CS STANDBY STATUS VERIFY...
  • Page 6: Instruction Set

    SV t HZ BUSY READY HIGH-Z t EW 2029 ILL 10.0 Comments Read Address AN–A0 Clear Address AN–A0 D15–D0 Write Address AN–A0 Write Enable Write Disable Clear All Addresses D15–D0 Write All Addresses 2029 PGM T5.0 SUMMIT MICROELECTRONICS, Inc.
  • Page 7: Absolute Maximum Ratings

    (3) This parameter is tested initially and after a design or process change that affects the parameter. (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1V to V SUMMIT MICROELECTRONICS, Inc. S93WD462/S93WD463 ...
  • Page 8: Pin Capacitance

    0.25 0.25 0.25 0.25 0.25 1000 2029 2.2 1/23/01 Conditions 2029 PGM T4.0 Test = 0.45V = 2.4V = 100pF µs = 0.8V µs = 2.0v = 100pF µs µs µs µs = 100pF 2029 PGM T6.0 SUMMIT MICROELECTRONICS, Inc.
  • Page 9 GLITCH RESET# Output Low Voltage I OLRS RESET Output High I OHRS V TRIP V RVALID V CC RESET# RESET SUMMIT MICROELECTRONICS, Inc. S93WD462/S93WD463 5 Volt-A 2.55 4.25 =1mA -.75 t GLITCH t RPD t PURST Figure 8. RESET Timing Diagram 2029 2.2 1/23/01...
  • Page 10 (5.80 - 6.20) 8 Pin SOIC 0.355 - 0.400 (9.02 - 10.2) 0.24 - 0.28 (6.1 - 7.1) 0.115 - 0.195 (2.92 - 4.95) .015 Min. (.381) .100 (2.54) 0.115 - 0.195 (2.92 - 4.95) 8 Pin PDIP SUMMIT MICROELECTRONICS, Inc.
  • Page 11 The I/O capability of the RESET pins can provide a solution. The system’s reset signal to the peripheral can be fed into the S93WD462/WD463 and it in turn can clean up the signal and provide a known entity to the peripheral’s circuits.
  • Page 12 DO. SK is not required for any of these operations. Once the device is ready, it will continue to drive DO high whenever the S93WD462/WD463 is selected. The ready state of DO can be cleared by clocking in a start bit;...
  • Page 13: Ordering Information

    ORDERING INFORMATION Base Part Number S93WD462 = 8-bit configuration S93WD463 = 16-bit configuration Package P = 8 lead PDIP S = 8 lead 150mil SOIC SUMMIT MICROELECTRONICS, Inc. S93WD462/S93WD463 S93WD462 P Tape & Reel Option Blank = Tube T = Tape & Reel Operating Voltage Range A = 4.5V to 5.5V V...
  • Page 14 SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness.

This manual is also suitable for:

S93wd463

Table of Contents