Do you have a question about the SMP7500 and is the answer not in the manual?
Questions and answers
Summary of Contents for VXI Technology SMP7500
Page 1
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment SERVICE CENTER REPAIRS WE BUY USED EQUIPMENT • FAST SHIPPING AND DELIVERY Experienced engineers and technicians on staff Sell your excess, underutilized, and idle used equipment at our full-service, in-house repair center We also offer credit for buy-backs and trade-ins •...
Page 2
SMP7500 OLLECTOR I/O M IGITAL ODULE ’ ANUAL P/N: 82-0058-000 Released July 31, 2009 VXI Technology, Inc. 2031 Main Street Irvine, CA 92614-6509 (949) 955-1894 Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 3
VXI Technology, Inc. Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
VXI Technology, Inc. shall not be liable for injury to property other than the goods themselves. Other than the limited warranty stated above, VXI Technology, Inc. makes no other warranties, express or implied, with respect to the quality of product beyond the description of the goods on the face of the contract.
RODUCT ONFIGURATIONS VXI Technology, Inc. declares that the aforementioned product conforms to the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/366/EEC (inclusive 93/68/EEC) and carries the “CE” mark accordingly. The product has been designed and manufactured...
Use Proper Fuse To avoid fire hazard, only use the type and rating fuse specified for this product. SMP7500 Preface Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 9
VXI Technology, Inc. ARNINGS Avoid Electric Shock To avoid electric shock or fire hazard, do not operate this product with the covers removed. Do not connect or disconnect any cable, probes, test leads, etc. while they are connected to a voltage source.
This would allow as many as 576 for a double-wide or 192 digital I/O for a single-wide VXI Module. In addition, the SMP7500 may be combined with any of the other members of the SMIP family to form a customized and highly integrated instrument/switch test solution. This allows the user to reduce system size and cost by combining the SMP7500 with another instrument/switch function in a single wide, C-size VXIbus module.
Register based data access for fast throughput. ESCRIPTION The SMP7500 Open Collector Digital I/O module is a high performance I/O module that has been designed for high voltage, current and data throughput. The instrument uses direct register access for very high-speed data through-put.
Page 14
The RC network consists of a 120 Ω resistor in series with a 100 pF capacitor, giving a time constant of 12 ns. The SMP7500 can be combined with any member of the SMIP II family to form a customized and highly integrated instrument/switch.
Control GND_CLK All Other Available F/P 100pf Polarity Enable CLK Lines Control GLOBAL Off To All Other Ports 1-3: SMP7500 M IGURE ODULE LOCK IAGRAM SMP7500 Introduction Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 16
SMP7500 S PECIFICATIONS ENERAL PECIFICATIONS UMBER OF HANNELS 96 (12 groups of 8 bits) IRECTION Selectable as input or output CCESS YPES Direct register access HROUGHPUT 5 µs typical system (500 µs register cycle time) 200 kb/s using D8 access...
Page 17
VXI Technology, Inc. SMP7500 Introduction Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
ECTION REPARATION FOR NTRODUCTION When the SMP7500 is unpacked from its shipping carton, the contents should include the following items: (1) SMP7500 VXIbus module (1) SMP7500 Open Collector Digital I/O Module User’s Manual (this manual) All components should be immediately inspected for damage upon receipt of the unit.
VXI Technology, Inc. ETTING THE OGICAL DDRESS The logical address of the SMIP II is set by two rotary switches located on the top edge of the interface card, near the backplane connectors. Each switch is labeled with positions 0 through F.
SMIP II module will be installed. The amount of memory allocated to the SMIP II module is independent of the address space selected. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
160-pin connector contains all of the signals available for this instrument. The connector used on the SMP7500 is a readily available 160-pin 5 row DIN type connector. Many mating options are available for this connector style, anything from crimp-and-poke to screw terminal connections.
UMPER ELECTION The SMP7500 module contains many user selectable hardware jumpers. The jumpers are of the 2-pin finger removable type found on most personal computers and hard disk drives. These jumpers set the fly-back protection voltage, the functionality of the front panel (F/P) GND_I/O, GND_CLK and Global CLK lines, as well as the direction of the PORTs.
ETWORK ELECTION The SMP7500 module contains user selectable hardware resistor networks that are used to pull-up the F/P data lines to the selected CLAMP voltage. The networks are of the 9-pin 8-resistor single- in-line (SIP) type. Examples of this type of resistor network are: Dale Electronics, Inc CSC09A01104G (100 kΩ)
Page 24
J69 – 2 to 3 J72 – 2 to 3 J78 – 2 to 3 J81 – 2 to 3 J84 – 2 to 3 SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 25
VXI Technology, Inc. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
ROGRAMMING NTRODUCTION The SMP7500 is accessed like any other SMIP II plug-in module. Although its register map is slightly different than that of the switch control maps of the other SMIP plug-in modules. References to switch, relay, or port registers are all terms used to describe the same hardware registers contained on this module.
Page 27
VXI Technology, Inc. 3-1: SMIP II R - A16 ABLE EGISTER OFFSET WRITE FUNCTION READ FUNCTION Trace Advance Board Busy Busy Trigger Control Busy Trigger Control Trace RAM Control Trace RAM Control TTL Trigger Polarity Reserved Open Trigger Select Reserved...
EGISTERS The following describes the registers shown in the SMIP II Register Map for A16 address space. ID Register- Read Only D11-D0 Manufacturer's ID VXI Technology, Inc., set to F4B A16/A24 = 00 D13-D12 Address Space A16/A32 = 01 D15-D14...
Page 29
VXI Technology, Inc. Offset Register - Read and Write The value written to this 16-bit register, times 256, sets the base address of the A24 memory space used by the module. The value written to this 16-bit register, times 65,536, sets the base address of the A32 memory space used by the module.
Page 30
Sets the four most significant bits of the starting address of the Trace D3-D0 RAM, allowing the available RAM to be divided into multiple traces. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 31
VXI Technology, Inc. Trace RAM Start Low Register - Read and Write Sets the 16 least significant bits of the starting address of the Trace D15-D0 RAM, allowing the available RAM to be divided into multiple traces. Trace RAM End High Register - Read and Write...
Page 32
Trace Advance Output 0 sets the falling edge active, 1 sets the rising edge active. Slope Note: A hard or a soft reset sets D3-D0 to 0s. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 33
VXI Technology, Inc. Trace RAM Control Register - Read and Write D15 is for module 5, D10 is for module 0. Set to 0 if the module is installed or set to a 1 if not installed. These bits are set to 0 at power...
Page 34
1 indicates that the relays on module 0 are still changing state. Reserved Registers - Read and Write Writing to these registers has no effect and will always read back as D15-D0 Unused FFFF SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 35
VXI Technology, Inc. 1M Memory 1MB RAM Allocated to Store Module Settings VXI Configuration Space 2MB of A24 or A32 Address Space Reserved for VTI SMIP Module (Assigned by the Controller) Unused 1MB RAM Configuration Space Module 5 Configuration - 512 bytes...
XTENDED EMORY The SMP7500 Digital I/O Module supports direct access to the twelve 8-bit data ports via Register Based Access of the VXIbus interface. The specific registers are located in A24 or A32 Memory Space at the offsets shown below. The data ports and control registers have been separated to help identify their intended use.
VXI Technology, Inc. – A24/A32 ESCRIPTION OF EGISTERS PORT 1/0 – Read and Write Digital I/O PORT 0. D7-D0 PORT 0 Pon state = hFF Digital I/O PORT 1. D15-D8 PORT 1 Pon state = hFF PORT 3/2 – Read and Write Digital I/O PORT 2.
Page 38
Write Event MUX or Relay Register 000Ch Write Event are selected, the Port Output Clock will produce a 250 ns pulse at the event selected. Pon state = 0 SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 39
A write to these bits has no effect. CONTROL REGISTER F/P OVER CURRENT SENSE - Read The SMP7500 has 16 separate over current sense circuits. This is due to the nature of the output drivers that are used on the module. They are portioned by 6, and not by 8 like the PORTs themselves.
Page 40
The state of the Global Clock line may also be read the line/s are hardware jumpered to the Global Clock line. Pon state = Dependent D15-D14 Unused These bits are unused. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Set to 1 to enable BUSYN generation for Port F/P CLKs 0 thru 5. F/P CLKs 0 thru 5 Pon state = 0 D5-D7 Unused These bits are unused. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 43
VXI Technology, Inc. CONTROL REGISTER BUSYN SELECT(continued)- Read and Write Value Clock selected F/P CLK 6 F/P CLK 7 F/P CLK 8 F/P CLK 9 F/P CLK 10 F/P CLK 11 Relay Register Write Event MUX BUSYN Select for PORT F/P...
Page 44
Pon state = 0 D12-D15 Unused These bits are unused. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
ET AS AN UTPUT In this example the SMP7500 will be set up to run in double buffered mode. Data will be loaded into the unit, and output when it receives the UUT generated F/P CLK edge. The SMP7500 will output one 8-bit byte to the UUT from a port.
Page 46
By utilizing the BUZYN Signal feature an indication to the host controller can be configured to occur when the F/P CLK signal is received. The SMP7500 module initiates an event on a selected TTL Trigger line that may be used to inform the slot 0 controller that the transfer has occurred.
ET AS AN NPUT In this example the SMP7500 will be configured to clock the UUT and read 8 bits of data when a Relay Register Write Event has occurred. It is assumed that the UUT will output data on the rising edge of the clock that is generated by the SMP7500.
Page 48
Relay Register Write Event signal is received. The SMP7500 module initiates an event on a selected TTL Trigger line that may be used to inform the slot 0 controller that the transfer has occurred and that data may then be read from the PORT.
VXI Technology, Inc. XAMPLE UTPUT RITE NPUT For this example, data from Port 0 to Port 2 will be configured and transfered through a wrap-around cable. The wrap-around cable pin outs used are as defined in Table 3-3. The data to be sent from Port 0 is 68.
Page 50
F/P CLK configured as an input. The test setup is now complete. PORT 0 is ready to transmit data, and PORT 2 is ready to receive that data. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
Page 51
VXI Technology, Inc. Run the Test Data must now be written into PORT 0’s I/O Register Buffer. Write = h68 to PORT 0’s Register The data is now available on the output of PORT 0 and is ready to be received by PORT 2.
The data value of port 1 is ((1010000011110000 | 0xFF00) >> 8) The Model SMP7500 Digital I/O Module supports direct access to the twelve 8-bit data ports via the A24/A32 device dependent memory space of VXIbus interface. The specific registers are located in A24/A32 Memory.
Page 53
VXI Technology, Inc. SMP7500 Programming Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
255). Octal numbers are designated with a leading #Q, (i.e., #Q177 is decimal 255). Binary numbers are designated with a leading #B, i.e., #B 11111111 is decimal 255. SMP7500 Command Dictionary Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
The SMP7500 contains the capability to generate a TTL trigger onto the VXI backplane using either a VXI register write or F/P CLK event. By utilizing the D16 access the SMP7500 can achieve data throughput rates of 4 MB per second.
RANSFERS UTPUT When write transfers to the UUT are desired the SMP7500 will source data out to the UUT. If output clocks are required they must be setup and enabled to drive the F/P CLK lines. Data will be latched into the I/O Data Buffer upon a VXI register write to the PORT’s location.
Page 58
Over Current Reset BUSYN User Selectable HW Jumpers Control GND_CLK 100pf GLOBAL Off To All Other Ports 5-1: W IGURE RITE UFFER ONFIGURATION SMP7500 Theory of Operation Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
The SMP7500 is capable of generating VXI TTL triggers. The generated TTL triggers may be used to signal another VXI instrument that a SMP7500 event has occurred. To generate the trigger output, the SMP7500 can select a front panel connector clock line or any Relay Register Write Event for use in generating the trigger signal.
EVICE RANSFERS When read transfers from the UUT are desired the SMP7500 will receive data from the UUT. If output clocks are required they must be setup and enabled to drive the F/P CLK lines. Data will be latched into the I/O Data Buffer either transparently, or upon a F/P CLK signal, or a selected VXI register write.
Page 61
HW Jumpers Relay Req. 000Ch Write Event Control GND_CLK 100pf Polarity Enable (set) GLOBAL Off To All Other Ports 5-3: R IGURE UFFER ONFIGURATION SMP7500 Theory of Operation Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com...
The F/P CLK inputs from the UUT are terminated in the SMP7500 by a RC network of 120 Ω to ground through a 100 pF capacitor and a 47 kΩ resistor to VCC. This termination value gives a time constant of 12 ns for fast rise times on input clocks, and will not load the UUT driving source.
Page 65
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment SERVICE CENTER REPAIRS WE BUY USED EQUIPMENT • FAST SHIPPING AND DELIVERY Experienced engineers and technicians on staff Sell your excess, underutilized, and idle used equipment at our full-service, in-house repair center We also offer credit for buy-backs and trade-ins •...
Need help?
Do you have a question about the SMP7500 and is the answer not in the manual?
Questions and answers