1. Manuals
  2. Brands
  3. Aaeon Manuals
  4. Network Accessory
  5. FWS-8500
  6. User manual

Aaeon FWS-8500 User Manual

Network appliance
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
FWS-8500
Network Appliance
st
User's Manual 1
Ed
Last Updated: January 28, 2016

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the FWS-8500 and is the answer not in the manual?

Questions and answers

Summary of Contents for Aaeon FWS-8500

  • Page 1 FWS-8500 Network Appliance User’s Manual 1 Last Updated: January 28, 2016...
  • Page 2 AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein. AAEON reserves the right to make changes in the product design without notice to its users.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows is a registered trademark of Microsoft Corp.  Intel, Pentium, Celeron, and Xeon are registered trademarks of Intel Corporation  Core, Atom is a trademark of Intel Corporation ...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity FWS-8500  EAR bracket kit  Console cable  SATA cable  SATA power cable  CPU cooler  If any of these items are missing or damaged, please contact your distributor or sales representative immediately.
  • Page 5 (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document. Preface...
  • Page 6 All cautions and warnings on the device should be noted. All cables and adapters supplied by AAEON are certified and in accordance with the material safety laws and regulations of the country of sale. Do not use any cables or adapters not supplied by AAEON to prevent system malfunction or fires.
  • Page 7 As most electronic components are sensitive to static electrical charge, be sure to ground yourself to prevent static charge when installing the internal components. Use a grounding wrist strap and contain all electronic components in any static-shielded containers. If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii.
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Embedded Box PC/ Industrial System 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ ○ ○...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Embedded Box PC/ Industrial System Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...

  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications ..................1 Specifications ......................2 Chapter 2 – Hardware Information ..................5 Dimensions ....................... 6 Jumpers and Connectors ..................10 List of Jumpers ....................... 12 2.3.1 Auto PWRBTN selection (JP1) ............13 2.3.2 CF Power Selection (JP3) ..............
  • Page 12 Setup Submenu: Advanced ................. 35 3.4.1 Advanced: SATA Configuration ............36 3.4.2 Advanced: USB Configuration ............37 3.4.3 Advanced: Serial Port Console Redirection ........38 3.4.3.1 Serial Port Console Redirection: COM0 Console Redirection Settings................... 39 3.4.3.2 Serial Port Console Redirection: Legacy Console Redirection Settings...................

  • Page 13: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...

  • Page 14: Specifications

    Specifications System Dual Intel® Xeon® E5 2600 v3 Series Processor  Dual 288-pin DDR4 1600/1866/2133 MHz System Memory  DIMM x 16 (8 DIMM per CPU), RDIMM, up to 512 GB ® Intel Communications Chipset 8925 Chipset  Onboard RJ-45 GbE port x 1 (optional up to 2) Ethernet ...
  • Page 15 Internal cooler without smart fan x 1 Power LED x 1 Front Panel I/O  Status LED x 1 HDD active LED x 1 USB port x 2 RJ-45 GbE port x 1 RJ-45 console x 1 Parallel LCM display and 4-key keypad x 1 Software programmable button x 1 650 W redundant power x 1 Rear Panel I/O...
  • Page 16 COM2: 5x2 box header (2.0 mm) x 1 (optional) Keyboard and Mouse  USB 2.0 x 4: USB 2.0 type A x 2 (on I/O side), USB  internal pin header x 2 (optional) 8-bit, BIOS default 4-bit input, 4-bit output GPIO ...

  • Page 17: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...

  • Page 18: Dimensions

    Dimensions System - One onboard GbE LAN Model Chapter 2 – Hardware Information...
  • Page 19 Two optional onboard GbE LAN model Chapter 2 – Hardware Information...
  • Page 20 Board Chapter 2 – Hardware Information...
  • Page 21 Chapter 2 – Hardware Information...

  • Page 22: Jumpers And Connectors

    Jumpers and Connectors Component Side Chapter 2 – Hardware Information...
  • Page 23 Solder Side Chapter 2 – Hardware Information...

  • Page 24: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function Auto PWRBTN selection CF power selection CMOS1 CMOS setting selection Chapter 2 – Hardware Information...

  • Page 25: Auto Pwrbtn Selection (Jp1)

    2.3.1 Auto PWRBTN selection (JP1) 1 2 3 1 2 3 Disabled (Default) Enabled 2.3.2 CF Power Selection (JP3) 1 2 3 1 2 3 +5V (Default) +3.3 V 2.3.3 CMOS Setting Selection (CMOS1) 1 2 3 1 2 3 Normal (Default) Clear CMOS Chapter 2 –...

  • Page 26: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function CN1~2 SATA power CF card socket Power switch header LCM connector CN11 State LED header CN15 20-pin smart fan CN25 Keypad connector...

  • Page 27: Power Switch Header (Cn5)

    2.4.1 Power Switch Header (CN5) Signal Signal Power Button 2.4.2 LCM Connector (CN7) Signal Signal LCMGND LCMVCC SLIN- INIT- AFD- PTD0 PTD1 PTD2 PTD3 PTD4 PTD5 PTD6 PTD7 LCD- 2.4.3 State LED Header (CN11) Signal Signal SM_CLK SM_DATA Chapter 2 – Hardware Information...

  • Page 28: 20-Pin Smart Fan (Cn15)

    2.4.4 20-pin Smart Fan (CN15) Signal Signal +12V +12V +12V FANCTL1 FANTAC1 FANCTL2 FANTAC2 FANCTL3 FANTAC3 FANCTL4 FANTAC4 FANCTL5 FANTAC5 2.4.5 State LED Header (CN25) Signal Signal DOWN RIGHT LEFT 2.4.6 Digital I/O (DIO1) This connector offers 4-pair of digital I/O functions and address is 801H. The pin definitions are illustrated below: Chapter 2 –...
  • Page 29 Signal Signal Digital- Digital- IN/OUT IN/OUT(Port1 Bit 1) (Port1 Bit 2) Digital- IN/OUT Digital- IN/OUT (Port1 Bit 4) (Port1 Bit 7) Digital- IN/OUT Digital- IN/OUT (Port2 Bit 0) (Port2 Bit 1) Digital- IN/OUT Digital- IN/OUT (Port2 Bit 3) (Port2 Bit 6) +3.3V The pin definitions and registers mapping are illustrated below: Address: 801H...

  • Page 30: Front Panel Connector 1 (Fp1)

    2.4.7 Front Panel Connector 1 (FP1) Signal Signal Power On Button Reset Switch (+) Power On Button Reset Switch (-) HDD LED (+) Power LED (+) HDD LED (-) Power LED (-) 2.4.8 Front Panel Connector 2 (FP2) Signal Signal I2C Bus SMB Clock I2C Bus SMB Data *Close Pin 5, 7 to enable internal buzzer...

  • Page 31: Installing 2.5" Hard Disk Drives (2 Pieces)

    Installing 2.5” Hard Disk Drives (2 Pieces) Remove the highlighted screws to remove the first lid Remove the screws on the second lid, and, from the front of the system, slide it upwards to remove Chapter 2 – Hardware Information...
  • Page 32 Remove the four highlighted screws to remove the HDD bracket Put the provided screws (not the ones from step 3) into cushions Chapter 2 – Hardware Information...
  • Page 33 Attach the assembled screws to the top and bottom of the inside of the bracket Place the HDDs into the bracket, tighten the screws to secure Chapter 2 – Hardware Information...
  • Page 34 Place the assembled HDDs back into the system, secure with screws and reattach the SATA and power cables. Chapter 2 – Hardware Information...

  • Page 35: Installing 3.5" Hard Disk (1 Piece)

    Installing 3.5” Hard Disk (1 Piece) Remove the highlighted screws to remove the first lid Remove the screws on the second lid, and, from the front of the system, slide it upwards to remove Chapter 2 – Hardware Information...
  • Page 36 Remove the screw on the bracket and slide left to remove Place the 3.5” HDD on the bracket, secure with screws on the underside Chapter 2 – Hardware Information...
  • Page 37 Slide the assembled HDD into the HDD bay, secure with screw and reattach the SATA and power cables Chapter 2 – Hardware Information...

  • Page 38: Installing Cpu And Heat Sink

    Installing CPU and Heat Sink Remove the highlighted screws to remove the fan duct Lift the both the socket arms up to open the CPU socket Chapter 2 – Hardware Information...
  • Page 39 Remove the cover and place the CPU into the socket. Make sure the two fillisters are properly locked. Push the arms down to lock the CPU into place Chapter 2 – Hardware Information...
  • Page 40 Place the heat sink onto the CPU. Make sure the direction of the heat sink is not against the airflow Close the air duct and secure with screws Chapter 2 – Hardware Information...

  • Page 41: Installing Network Interface Module

    Installing Network Interface Module Remove the highlighted screws to remove the NIM cover Remove the highlighted screws to remove the NIM Chapter 2 – Hardware Information...
  • Page 42 Insert the NIM and secure with screws Close the NIM cover and secure with screws Chapter 2 – Hardware Information...

  • Page 43: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...

  • Page 44: System Test And Initialization

    System Test and Initialization The system uses certain routines to perform testing and initialization. If an error, fatal or non-fatal, is encountered, a few short beeps or an error message will be outputted. The board can usually continue the boot up sequence with non-fatal errors. The system configuration verification routines check the current system configuration against the values stored in the CMOS memory.

  • Page 45: Ami Bios Setup

    AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press <Del>...

  • Page 46: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...

  • Page 47: Setup Submenu: Advanced

    Setup Submenu: Advanced Options summary: Power Off Optimal Default, Failsafe Default Restore AC Power Loss Power On Last State Specify what state to go to then power is re-applied after a power failure (G3 state). Chapter 3 – AMI BIOS Setup...

  • Page 48: Advanced: Sata Configuration

    3.4.1 Advanced: SATA Configuration Options summary: Disable SATA Mode AHCI Optimal Default, Failsafe Default Select IDE or AHCI Mode Disable Optimal Default, Failsafe Default Staggered Spin-up Enable AHCI Supports Staggered Spin-up Disable Optimal Default, Failsafe Default Port 0 Hot Plug Enable SATA Ports Hot Plug Support Disable...

  • Page 49: Advanced: Usb Configuration

    3.4.2 Advanced: USB Configuration Options summary: Enable Optimal Default, Failsafe Default Legacy USB Support Disable Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications. Chapter 3 –...

  • Page 50: Advanced: Serial Port Console Redirection

    3.4.3 Advanced: Serial Port Console Redirection Options summary: Enable Optimal Default, Failsafe Default COM0 Console Redirection Disable Console Redirection Enable or Disable. Enable COM1 Console Redirection Disable Optimal Default, Failsafe Default Console Redirection Enable or Disable. Chapter 3 – AMI BIOS Setup...

  • Page 51: Serial Port Console Redirection: Com0 Console

    3.4.3.1 Serial Port Console Redirection: COM0 Console Redirection Settings Options summary: VT100 VT100+ Terminal Type VT-UTF8 ANSI Optimal Default, Failsafe Default Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.
  • Page 52 Data Bits Optimal Default, Failsafe Default Data Bits None Optimal Default, Failsafe Default Even Parity Mark Space A parity bit can be sent with the data bits to detect some transmission errors. Even: parity bit is 0 if the num of 1’s in the data bits is even. Odd: parity bit is 0 if num of 1’s in the data bits is odd.
  • Page 53 VT400 Select FunctionKey and KeyPad on Putty. Always Enable Optimal Default, Failsafe Default Redirection After BIO Boot Loader The Setting Specify if BootLoader is selected than Legacy console redirection is disabled before booting to Legacy OS. Default value is Always Enable which means Legacy console Redirection is enabled for Legacy OS.

  • Page 54: Serial Port Console Redirection: Legacy Console

    3.4.3.2 Serial Port Console Redirection: Legacy Console Redirection Settings Options summary: COM0 Optimal Default, Failsafe Default Legacy Serial Redirec COM1 Select a COM port to display redirection of Legacy OS and Legacy OPROM Messages Chapter 3 – AMI BIOS Setup...

  • Page 55: Advanced: Hardware Monitor

    3.4.4 Advanced: Hardware Monitor Chapter 3 – AMI BIOS Setup...

  • Page 56: Advanced: Smart Fan

    3.4.5 Advanced: Smart Fan Options summary: Full on Mode Smart Fan 1 Mode Automatic Mode Optimal Default, Failsafe Default Manual Mode Smart Fan 1 Mode Select Chassis Optimal Default, Failsafe Default temperature(CPU) Temperature Source Chassis temperature(SYS1) SMART Fan reference temperature source 0.125 PWM 0.25 PWM 0.5 PWM...
  • Page 57 15.875 PWM PWM SLOPE Selection Full on Mode Smart Fan 2 Mode Automatic Mode Optimal Default, Failsafe Default Manual Mode Smart Fan 2 Mode Select Chassis Optimal Default, Failsafe Default Temperature Source temperature(CPU) Chassis temperature(SYS1) SMART Fan reference temperature source 0.125 PWM 0.25 PWM 0.5 PWM...

  • Page 58: Advanced: Lan Bypass Configuration

    3.4.6 Advanced: LAN Bypass Configuration Chapter 3 – AMI BIOS Setup...
  • Page 59 Options summary : Disable LAN BYPASS by BIOS Enable Optimal Default, Failsafe Default Main switch to enable whether config LAN BYPASS function by BIOS Reset Mode WDT Mode Setting Bypass Mode Optimal Default, Failsafe Default Setting mode with Reset or Bypass when WDT assert LED OFF Optimal Default, Failsafe Default RED LED ON...

  • Page 60: Setup Submenu: Intelrcsetup

    Setup submenu: IntelRCSetup Chapter 3 – AMI BIOS Setup...

  • Page 61: Intelrcsetup: Processor Configuration

    3.5.1 IntelRCSetup: Processor Configuration Options summary : Disabled Hyper-threading[All] Enabled Optimal Default, Failsafe Default Enabled Hyper-Threading (Software Method to Enable/Disable Logical Processor threads.) Disabled Optimal Default, Failsafe Default Enable Intel TXT Support Enabled Enables Intel Trusted Execution Technology Configuration. Please disable "EV DFX Features"...

  • Page 62: Intelrcsetup: Memory Configuration

    3.5.2 IntelRCSetup: Memory Configuration Chapter 3 – AMI BIOS Setup...

  • Page 63: Setup Submenu: Security

    Setup submenu: Security Change User/Administrator Password You can set a User Password once an Administrator Password is set. The password will be required during boot up, or when the user enters the Setup utility. Please Note that a User Password does not provide access to many of the features in the Setup utility. Select the password you wish to set, press Enter to open a dialog box to enter your password (you can enter no more than six letters or numbers).

  • Page 64: Setup Submenu: Boot

    Setup submenu: Boot Options summary : Disabled Quite Boot Enabled Optimal Default, Failsafe Default Enables or disables Quiet Boot option. Disabled Optimal Default, Failsafe Default LAN Boot Enabled Launch LAN PXE oprom Chapter 3 – AMI BIOS Setup...

  • Page 65: Setup Submenu: Exit

    Setup submenu: Exit Chapter 3 – AMI BIOS Setup...

  • Page 66: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...

  • Page 67: Drivers Installation

    Drivers Installation The drivers can be found in the product page for FWS-8500 at aaeon.com. Please follow the sequence below to install the drivers. Step 1 – Install LAN Drivers (Linux only) Download the drivers for your version of Linux...

  • Page 68: Appendix A - Watchdog Timer Programming

    Appendix A Appendix A - Watchdog Timer Programming...

  • Page 69: Watchdog Timer Initial Program

    A.1 Watchdog Timer Initial Program Table 1 : SuperIO relative register table Default Value Note SIO MB PnP Mode Index Register Index 0x2E(Note1) 0x2E or 0x4E SIO MB PnP Mode Data Register Data 0x2F(Note2) 0x2F or 0x4F Table 2 : Watchdog relative register table Register BitNum Value...
  • Page 70 ************************************************************************************ // SuperIO relative definition (Please reference to Table 1) #define byte SIOIndex //This parameter is represented from Note1 #define byte SIOData //This parameter is represented from Note2 #define void IOWriteByte(byte IOPort, byte Value); #define byte IOReadByte(byte IOPort); // Watch Dog relative definition (Please reference to Table 2) #define byte TimerLDN //This parameter is represented from Note3 #define byte TimerReg //This parameter is represented from Note4 #define byte TimerVal // This parameter is represented from Note24...
  • Page 71 ************************************************************************************ VOID Main(){ // Procedure : AaeonWDTConfig // (byte)Timer : Time of WDT timer.(0x00~0xFF) // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. AaeonWDTEnable(); ************************************************************************************ Chapter 4 – Driver Installation...
  • Page 72 ************************************************************************************ // Procedure : AaeonWDTEnable VOID AaeonWDTEnable (){ WDTEnableDisable(EnableLDN, EnableReg, EnableBit, 1); // Procedure : AaeonWDTConfig VOID AaeonWDTConfig (){ // Disable WDT counting WDTEnableDisable(EnableLDN, EnableReg, EnableBit, 0); // Clear Watchdog Timeout Status WDTClearTimeoutStatus(); // WDT relative parameter setting WDTParameterSetting(); VOID WDTEnableDisable(byte LDN, byte Register, byte BitNum, byte Value){ SIOBitSet(LDN, Register, BitNum, Value);...
  • Page 73 ************************************************************************************ VOID SIOEnterMBPnPMode(){ Switch(SIOIndex){ Case 0x2E: IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x01); IOWriteByte(SIOIndex, 0x55); IOWriteByte(SIOIndex, 0x55); Break; Case 0x4E: IOWriteByte(SIOIndex, 0x87); IOWriteByte(SIOIndex, 0x01); IOWriteByte(SIOIndex, 0x55); IOWriteByte(SIOIndex, 0xAA); Break; VOID SIOExitMBPnPMode(){ IOWriteByte(SIOIndex, 0x02); IOWriteByte(SIOData, 0x02); VOID SIOSelectLDN(byte LDN){ IOWriteByte(SIOIndex, 0x07); // SIO LDN Register Offset = 0x07 IOWriteByte(SIOData, LDN);...
  • Page 74 ************************************************************************************ VOID SIOBitSet(byte LDN, byte Register, byte BitNum, byte Value){ Byte TmpValue; SIOEnterMBPnPMode(); SIOSelectLDN(byte LDN); IOWriteByte(SIOIndex, Register); TmpValue = IOReadByte(SIOData); TmpValue &= ~(1 << BitNum); TmpValue |= (Value << BitNum); IOWriteByte(SIOData, TmpValue); SIOExitMBPnPMode(); VOID SIOByteSet(byte LDN, byte Register, byte Value){ SIOEnterMBPnPMode();...

Table of Contents