Do you have a question about the IRV-686H and is the answer not in the manual?
Questions and answers
Summary of Contents for Micro Computer Specialists IRV-686H
Page 1
User's Manual for the IRV-686H Single Board Computer with VGA MCSI PART NO. 88300 IRV-686H All-In-One Single Board Computers For Industrial/Embedded Systems Applications MICRO COMPUTER SPECIALISTS, INC. " T h e E m b e d d e d P C S p e c i a l i s t s "...
Page 3
REFACE This manual provides information about the MCSI IRV-686H All-In-One Single Board Computer. This information is intended for users who must implement IBM PC/AT compatible computer solutions to a wide variety of applications which cannot be satisfied using conventional desktop computers.
Pentium SBC was specifically designed to operate in extreme industrial environments, and has an operating temperature range of 0 o to 60 o C. The IRV-686H SBC is fully compatible with the IBM PC/AT ISA Bus which means virtually all the software written for the IBM PC/AT will run on the IRV-686H SBC.
YSTEM EMORY The IRV-686H Pentium SBC features a shared memory which supports up to 128M-bytes of dynamic random access memory (DRAM) organized as two banks of 32Mx36 including four parity bits. The board will support either standard fast page mode or high performance EDO DRAM. The memory...
DMA C ONTROLLER The IRV-686H SBC memory refresh and DMA functions are included in the System Controller chip which includes the equivalence of two 82C37 DMA controllers. The two DMA controllers are cascaded to provide four DMA channels for transfers to 8-bit peripherals (DMA1) and three channels for transfers to 16-bit peripherals (DMA2).
OUSE The IRV-686H SBC contains an IBM PS2 compatible mouse port for interfacing to a generic serial mouse. The mouse port controller assembles the serial data from the mouse into bytes and interrupts the CPU via IRQ1 after each byte is ready to be read. The IRQ1 service routine reads port 60H to get the scan code and acknowledges by sending a positive pulse to port 61H to clear the interrupt for the next byte.
VGA D ISPLAY The IRV-686H SBC includes a PCI VGA display controller and graphic accelerator as part of the SIS- 5598 ChipSet which interfaces directly to the local on-board PCI bus. The VGA display port is fully compatible with IBM VGA, EGA, CGA, and MDA display adapters, and provides improved performance and additional functionality.
NTERFACE The IRV-686H SBC includes a PC/104 compatible interface port. The PC/104 interface port allows the IRV-686H board to operate in a standalone configuration which makes it ideal for embedded applications. The PC/104 standard offers total hardware and software compatibility with the PC/ISA bus architecture using ultra small stackable modules.
3 - S ECTION ETUP The IRV-686H SBC uses the latest AWARD Plug-n-Play BIOS which contains an internal Setup Utility for configuring the system. The BIOS includes a graphical user interface, and a new system configuration utility, as well as all the features of the standard BIOS. The system configuration settings are stored in the on-board CMOS memory which is backed up by a Lithium battery.
PROMDISK-C ECTION SING THE MULATOR The IRV-686H SBC includes a 32-pin socket which supports the MCSI PROMDISK-Chip disk emulator which operates as a Read/Write fixed disk drive. The paragraphs that follow describe how to use the optional PROMDISK-Chip. ROM-DOS SING...
5 - I ECTION NSTALLATION This section describes the procedures for installing the IRV-686H All-In-One Single Board Computer into your system. The following is a list of typical peripherals required to build a minimum system: • Passive Backplane and Power Supply •...
1. Set the configuration jumpers in accordance with Appendix E. 2. Install the IRV-686H SBC into one of the I/O slots in a passive backplane. 3. Connect the applicable I/O cables and peripherals, i.e. floppy disk, IDE hard disk, monitor, keyboard, power supply, etc.
A - S PPENDIX PECIFICATIONS This appendix lists the specifications for the IRV-686H All-In-One Single Board Computer. CPU: Supports: Intel Pentium/MMX, and AMD K6-2 100-333MHz processors, and Cyrix 6x86 processors up to 266MHz. Co-processor: Internal to the Pentium Chip Memory: System Memory Expandable to 128M-bytes.
System BIOS 128.0K 100000H - 7FFFFFFH User Memory 128.0M *External to the IRV-686H The following is the I/O map for the IRV-686H SBC. I/O addresses are fully PC/AT compatible, unless otherwise specified. IRV-686H SBC I/O Map Address Function 000H - 01FH...
D - C PPENDIX ONNECTORS CN17 Keyboard Header/Connector Signal KBCLK KBDATA +5VDC CN18 Keyboard Connector (PS2 type) Signal KBDATA +5VDC KBCLOCK CN4 Keylock Header/Connector Signal Name Description LED POWER (+) Connect to anode of power LED N/C (Key) N/C (Key) Connect to cathode of power LED KB LOCK/ Connect to ground to inhibit keyboard...
Page 22
CN1 IDE Hard Disk Port Connector Signal Signal IDERST/ IDED7 IDED8 IDED6 IDED9 IDED5 IDED10 IDED4 IDED11 IDED3 IDED12 IDED2 IDED13 IDED1 IDED14 IDED0 IDED15 Not Used Not Used IDEIOW/ IDEIOR/ Not Used IDEALE Not Used IRQ14 IOCS16/ IDESA1 Not Used IDESA0 IDESA2 HDCS0/...
Page 23
CN15 Serial Port #2 10-pin Header/Connector Signal Name CARRIER DETECT #2 DATA SET READY #2 RECEIVE DATA #2 REQUEST TO SEND #2 TRANSMIT DATA #2 CLEAR TO SEND #2 DATA TERMINAL READY #2 RING INDICATOR #2 CN13 VGA Display Connector (15-pin Sub-D) Signal Signal GREEN...
Page 24
CN7 Universal Serial Bus Port Connector Signal DATA- DATA+ CN10 IrDA Infrared Port Connector Signal +5VDC IR-RX IR-TX CN11 External Power Connector Signal +5VDC +12VDC -12VDC -5VDC +12VDC +5VDC CN5 PC/104 Interface Connector Signal Signal A1 (1) IOCHK/ B1 (33) A2 (2) B2 (34) RESET...
E - C PPENDIX ONFIGURATION UMPERS JP5-JP7 CPU Clock Jumpers Frequency 50MHz 55MHz 60MHz 66MHz 75MHz 83MHz JP3 CPU Clock Multiplier Jumper Multiplier 1.5X 2.5X 3.5X 4.5X 5.5X JP1 CPU Internal Cache Jumper Write Back (Default) Write Through JP1T CPU Core Voltage Jumper Voltage 3.5V 3.4V...
Page 27
JP4 Dual/Single Voltage Select Jumpers Pentium Pentium/MMX AMD K5/K6 Cyrix 6x86 Dual Voltage JP8 WatchDog Timer Control Jumper Generates hardware RESET when time out occurs. (Default) Generates NMI (IOCHRDY) when time out occurs. Disable JP12 WatchDog Timer Time-out Period Jumper Time 1second 2 seconds...
F - BIOS E PPENDIX RROR ODES During the POST (Power On Self Test) routines, which are performed each time the system is powered on, errors may occur. Nonfatal errors are those which, in most cases, allow the system to continue the boot up process. The error messages normally appear on the screen.
Need help?
Do you have a question about the IRV-686H and is the answer not in the manual?
Questions and answers