BVM PMCDIO64 User Manual

64-bit digital i/o pmc module
Table of Contents

Advertisement

Quick Links

Manual P/N 854-11100
This material contains information of proprietary interest to BVM Ltd. It has been supplied in
confidence and the recipient, by accepting this material, agrees that the subject matter will not be
copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person
except to meet the purposes for which it was delivered.
User's Manual
PMCDIO64
64-bit Digital I/O
PMC Module
Board Revision A
Manual Revision B 04 April 2001
BVM Limited,
Hobb Lane,
Hedge End,
Southampton,
SO30 0GH, UK.
TEL: +44 (0)1489 780144
FAX: +44 (0)1489 783589
E-MAIL: sales@bvmltd.co.uk
WEB:
http://www.bvmltd.co.uk

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PMCDIO64 and is the answer not in the manual?

Questions and answers

Summary of Contents for BVM PMCDIO64

  • Page 1 Board Revision A Manual Revision B 04 April 2001 This material contains information of proprietary interest to BVM Ltd. It has been supplied in confidence and the recipient, by accepting this material, agrees that the subject matter will not be copied or reproduced, in whole or in part, nor its contents revealed in any manner or to any person except to meet the purposes for which it was delivered.
  • Page 2 This page is intentionally left blank.
  • Page 3 BVM Ltd. This applies to any merged, modified or derivative version USE OF PRODUCT...
  • Page 4 This page is intentionally left blank.
  • Page 5: Table Of Contents

    Table Of Contents Contents Page 1. Introduction ............................1 1.1 Scope ............................1 1.2 PMCDIO64 Part Numbers......................1 1.3 PMC I/O Board Part Numbers....................1 2. Overview ............................2 2.1 Board Layout ..........................2 2.2 Features .............................3 2.3 Applications ..........................3 3. Operation ............................4 3.1 Block Diagram ..........................4 3.2 PCI9030 PCI Interface .......................4...
  • Page 6 7.3.6.1 Watchdog Interrupt Enable (Bit 3: WINEN) ............14 7.3.6.2 Global Output Enable (Bit 4: GOPEN) ..............14 7.3.6.3 Internal Watchdog Enable (Bit 6: IWDEN)............14 7.3.6.4 Watchdog Status (Bit 7: WDGST) ..............14 7.3.6.5 Input Lock (Bit 12: INLOCK) ................14 7.3.6.6 Output Hold (Bit 13: OUTHLD) ................
  • Page 7: Introduction

    This User's Manual is intended for use by system integrators, service personnel, software engineers and end users. This User's Manual covers details of the PMCDIO64 only, which is one in a range of PMCDIO digital I/O and PMCCTR counter/timer I/O PMC modules from BVM.
  • Page 8: Overview

    PMCDIO64 Overview Board Layout Figure 1 Board Layout Topside Figure 2 Board Layout Underside Copyright  2000 BVM Ltd.
  • Page 9: Features

    Conforms to PMC standard IEEE P1386.1/Draft 2.3 9 October 2000. • Conforms to PCI Local Bus Specification Revision 2.2. Applications • Interfacing industrial equipment. • General purpose industrial I/O. • 32-bit or 64-bit data I/O. • Fail-safe control. Copyright  2000 BVM Ltd.
  • Page 10: Operation

    Two programmable Local-to-PCI interrupts. • Endian Byte Swapping. Note that not all of these features are pertinent to the PMCDIO64 - see section "A.1 PCI9030 PCI Interface (on page 17)" for further details of the device. Copyright  2000 BVM Ltd.
  • Page 11: Main Logic

    PMCDIO64 Main Logic The PMCDIO64 uses a Xilinx SpartanXL FPGA connected to the 16-bit local bus to provide the on- board logic functions as described below. 3.3.1 Input Register A 64-bit Input Register containing a latched version of the I/O pins on the logic device. The signal is latched by the 33MHz PCI clock.
  • Page 12: I/O Interface

    - see section "5.2.2 LK9 to LK12 P5 Common Select (on page 9)" for further details. 93CS56 EEPROM The PMCDIO64 is fitted with a 93CS56 EEPROM which is supplied pre-programmed by BVM. The contents of this EEPROM are read by the PCI9030 on coming out of reset and are used to set up the control registers after reset, configuring the PCI interface configuration, PCI Device/Vendor ID's &...
  • Page 13: Installation

    (two on the front panel and two on the spacers). 4. There is no voltage keying on the PMCDIO64, it will work in both +3.3V and +5V host carriers. 5. The PMCDIO64 can be used with a BVM supplied connecting lead to standard 9-pin D-type connectors, or a user supplied alternative.
  • Page 14: Configuration

    5.2.1 LK1 to LK8 I/O Pull-Up Enable The digital I/O signals to the PMCDIO64 may be pulled-up to +5V via 10KΩ resistor networks in groups of 8 if link selected. See the table below for link to I/O equivalence. LINK...
  • Page 15: Lk9 To Lk12 P5 Common Select

    FITTED 1 TO 2 FITTED 2 TO 3 OMITTED COM0 +5V COM0 GND COM0 N/C LK10 COM1 +5V COM1 GND COM1 N/C LK11 COM2 +5V COM2 GND COM2 N/C LK12 COM3 +5V COM3 GND COM3 N/C Copyright  2000 BVM Ltd.
  • Page 16: Connections

    P3-9 P7-9 IO55 IO24 P4-1 P8-1 IO56 IO25 P4-6 P8-6 IO57 IO26 P4-2 P8-2 IO58 IO27 P4-7 P8-7 IO59 IO28 P4-3 P8-3 IO60 IO29 P4-8 P8-8 IO61 IO30 P4-4 P8-4 IO62 IO31 P4-9 P8-9 IO63 Copyright  2000 BVM Ltd.
  • Page 17: Rear I/O Connector

    PMC I/O Board If required, a SCSI-III style lead can be used to connect to the BVM 8 Port PMC I/O Board from either the Front Panel Connector or the Rear I/O Connector providing 8 off 9 pin D-type connectors - see section "1.3 PMC I/O Board Part Numbers (on page 1)"...
  • Page 18: Pci Connections

    AD[12] AD[11] Ground AD[10] AD[09] AD[08] +3.3V Ground C/BE[0]# AD[07] PMC-RSVD AD[06] AD[05] +3.3V PMC-RSVD AD[04] Ground PMC-RSVD Ground V (I/O) AD[03] PMC-RSVD PMC-RSVD AD[02] AD[01] Ground PMC-RSVD AD[00] ACK64# +3.3V Ground REQ64# Ground PMC-RSVD Copyright  2000 BVM Ltd.
  • Page 19: Programming

    A pre-programmed EEPROM contains the BVM PCI Vendor ID, which is 15C0 (hexadecimal) and the PCI Device ID, which is 02FF (hexadecimal) and the BVM PCI Subsystem Vendor ID, which is 15C0 (hexadecimal) and the PCI Subsystem Device ID, which is 0265 (hexadecimal).
  • Page 20: Direction Register

    7.3.6.8 Interrupt On Change-of-State Status (Bit 15: IOCST) This bit is set to 1 if any change flags are set after Interrupt On Change-of-State has been enabled. Writing a 1 clears all change flags. Copyright  2000 BVM Ltd.
  • Page 21: Watchdog Trigger Register

    BVM can supply a disc containing the driver files and example source code for Windows 98, NT4.0 and 2000 along with BVM installation files. The BVM installation files will ensure that the correct driver configuration is selected upon installation. Copyright  2000 BVM Ltd.
  • Page 22: Specification

    Memory Address: BIOS assigned Operating Environment Dimensions: 74.0mm x 149.0mm (single PMC size) Power: +3.3V 215mA typical +5V 5mA typical, excluding external requirements 0 to 70 °C, 95% humidity non-condensing (extended range to order) Environmental: Copyright  2000 BVM Ltd.
  • Page 23: Appendix A - Data Sheets & Manual References

    SN54ABT16245A, SN74ABT16245A 16-bit Bus Transceivers with 3-State Outputs, SCBS300E, March 1994, Revised March 1999. (http://www.ti.com) PMC Specification IEEE Draft Standard Physical and Environmental Layers for PCI Mezzanine Cards: PMC P1386.1/Draft 2.3 9 October 2000. (http://www.ieee.org) Copyright  2000 BVM Ltd.

Table of Contents