Marvin Test Solutions GX5280 User Manual

Dynamic digital i/o pxi cards gtdio gt-dio product family

Advertisement

Quick Links

GTDIO
GT-DIO Product Family
GX5280
Dynamic Digital I/O PXI Cards
User's Guide
August 14, 2013
Last Updated

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the GX5280 and is the answer not in the manual?

Questions and answers

Summary of Contents for Marvin Test Solutions GX5280

  • Page 1 GTDIO GT-DIO Product Family GX5280 Dynamic Digital I/O PXI Cards User’s Guide August 14, 2013 Last Updated...
  • Page 3: Safety And Handling

    Safety and Handling Each product shipped by Marvin Test Solutions is carefully inspected and tested prior to shipping. The shipping box provides protection during shipment, and can be used for storage of both the hardware and the software when they are not in use.
  • Page 4 GX5280 User’s Guide Trademarks ATEasy®, CalEasy, DIOEasy®, DtifEasy, WaveEasy Marvin Test Solutions, Inc., Marvin Test Solutions – Marvin Test Systems, Inc (prior company name) C++ Builder, Delphi Embarcadero Technologies Inc. LabView, LabWindowstm/CVI National Instruments Microsoft Developer Studio, Microsoft Visual C++, Microsoft Visual Basic, Microsoft Corporation .NET, Windows 95, 98, NT, ME, 2000, XP, VISTA, Windows 7 and 8...
  • Page 5 Chapter 2 - Overview ..........................3 Introduction ................................3 Computer Bus Interface ............................3 DIO Domains ............................... 4 GX5280 Architecture and Capabilities ........................5 GX5280 Models and Accessories ..........................7 Chapter 3 - Installation and Setup ......................9 Getting Started ................................9 Packing List ................................
  • Page 6 External Pause Control Line ..........................28 External Pause Event Lines ..........................29 PXI Trigger Bus Line Pause ........................... 29 Other Features of the GX5280 Board ........................29 X Register ................................29 B Clock Source ..............................29 Appendix A - Connectors and Cables ..................... 31 Overview.................................
  • Page 7 GX5280 User’s Guide J4 Control Connector .............................. 36 Appendix B - Specifications........................39 GX5280 DIO Specifications ........................... 39 Index ................................41...
  • Page 8 GX5280 User Guide...
  • Page 9: Chapter 1 - Introduction

    Chapter 1 - Introduction About This User Guide This User Guide provides information needed to install, configure, program and use Marvin Test Solutions’ GX5280 digital I/O (DIO) boards. Supporting boards such as I/O modules, accessories and software are discussed in related User Guides.
  • Page 10: Style Conventions

    Digital Input/Output (I/O). Generically, any of Marvin Test Solutions’ digital Input/Output circuit boards DIO board in any board family. The context could restrict it to the GX5280 family. A system based on GX5280 Master & Slave boards. These include I/O GX5280 domain Module daughter boards, and associated cables and software.
  • Page 11: Chapter 2 - Overview

    Chapter 2 - Overview Introduction The GX5280 Series are high performance, cost-effective 3U PXI dynamic digital I/O boards with 32 TTL I/O channels and 32 LVDS I/O channels. The GX5280 Series offers an industry leading 512MB of on-board memory and allows test rates up to 200 MHz (GX5283 Only). The single board design supports both master and slave functionality without the use of add-on modules.
  • Page 12: Dio Domains

    GX5280 User Guide DIO Domains A DIO domain has one Master DIO board and up to 15 DIO Slave boards. A DIO domain comprise of Master, its Slaves, Carriers and related modules. Figure 2-1shows two domains from two different families on a PC bus.
  • Page 13: Gx5280 Architecture And Capabilities

     Multiple Master boards are used to synchronize mutually asynchronous UUT elements.  Each GX5280 Slave board adds 32 UUT channels. Up to 15 Slave boards can be added to make a total of 512 channel domain.  Programmable channel’s output enabled or disabled. Each channel can be enabled or disabled at any time through software control.
  • Page 14 User programmable interface input selection, LVDS or TTL Standard (3.3V, 2.5V, 1.8V or 1.5V) for each groups of channels when in Input mode.  User programmable PXI Star Trigger input state for Trigger and/or Pause. Figure 2-2 GX5280: Complete View...
  • Page 15: Gx5280 Models And Accessories

    Chapter 2 - Overview GX5280 Models and Accessories The following GX5280 models are available:  GX5282 – 100 MHz Digital I/O Board with 512 MB of vector memory and LVDS levels.  GX5283 – 200 MHz Digital I/O Board with 512 MB of vector memory and LVDS levels.
  • Page 16 GX5280 User Guide...
  • Page 17: Chapter 3 - Installation And Setup

    Chapter 3 - Installation and Setup Getting Started This section includes general hardware installation procedures for the GX5280 board and installation instructions for the GTDIO software. Before proceeding, please refer to the appropriate chapter to become familiar with the board being installed.
  • Page 18: Unpacking And Inspection

    Return the board to its anti-static bag until ready for installation and setup. System Requirements All GX5280 instrument boards are designed for use with a 3U or 6U cPCI or PXI compatible chassis. The software is compatible with any computer system running Windows 98, Windows Me, Windows 2000, Windows XP, Windows VISTA (32 bit) operating systems.
  • Page 19: Overview Of The Gtdio Software

    PXI instruments later on when installed in your system. The applet configuration is saved to PXISYS.ini and PXIeSYS.ini that are used by Marvin Test Solutions instruments, the VISA provider and VISA based instruments drivers. In addition, the applet can be used to assign chassis numbers, Legacy Slot numbers and instruments alias names.
  • Page 20: Configuring Your Pxi System Using The Pxi/Pci Explorer

    Legacy slots numbers are used by older Marvin Test Solutions or VISA drivers. Alias names can provide a way to address a PXI device using your logical name (e.g. “DIO1”). For more information regarding these numbers see the DioSetupInitialization and DioSetupInitializationVisa functions in the DIO Programming User’s Guide.
  • Page 21: Board Installation

    Chapter 3 - Installation and Setup Figure 3-1: PXI/PCI Explorer Board Installation Before you Begin  Install the GTDIO software as described in the prior section.  Configure your PXI/PC system using PXI/PCI Explorer as described in the prior section. ...
  • Page 22: Board Selector Switch Settings

    GX5280 User Guide  Handle the board by the edges. Avoid contact with any components on the circuit board. Caution - Do not insert or remove any board while the computer is on. Turn off the power from the PXI chassis before installation.
  • Page 23: Plug & Play Driver Installation

    Chapter 3 - Installation and Setup Carefully slide the PXI board to the rear of the chassis, make sure that the ejector handles are pushed out (as shown in Figure 3-3). Figure 3-3: Ejector handles position during module insertion After you feel resistance, push in the ejector handles as shown in Figure 3-4 to secure the module into the frame.
  • Page 24 GX5280 User Guide If another Marvin Test Solutions board software package was already installed, Windows will suggest using the driver information file: HW.INF. The file is located in your Program Files\Marvin Test Solutions\HW folder. Click Next to confirm and follow the instructions on the screen to complete the driver installation.
  • Page 25: Removing A Board

    Chapter 3 - Installation and Setup Removing a Board Remove the board as follows: Turn off the PXI chassis and unplug the power cord. Locate a PXI slot on the PXI chassis. Disconnect and remove any cables/connectors connected to the board. Un-tighten the module’s front panel screws to the chassis.
  • Page 26 GX5280 User Guide...
  • Page 27: Chapter 4 - Theory Of Operation

    Chapter 4 - Theory of Operation This chapter presents the theory of operation for the GX5280 boards, with an overview of operation and a simple description of operation for one channel (I/O pin). Other topics covered in this chapter are: ...
  • Page 28: Masters And Slaves

    The Master distributes clock, control and status signals to all the Slaves in the domain through the PXI Bus. Any GX5280 board can be a Master or a Slave depends on the on-board switch settings (see Chapter 3). Although Master/Slave transformation can only be done when the system is shutdown.
  • Page 29: Channel Is Set To Be In Output Mode

    Chapter 4 - Theory of Operation Figure 4-2: I/O Channel Block Diagram Channel is set to be in output mode The Channel’s Direction control is set to output through software enabling the Out Buffer and disables the In Buffer. At the Out Buffer output there is an Output Enable Driver that is controlled by software. The output signal is then being fed into two buffers: Programmable Voltage Level Buffer and LVDS Buffer.
  • Page 30: Clock And Strobe Signals

    100MHz. Similarly, the strobe signal latches the input vector. All clock and strobe signals are distributed to all DIOs. The GX5280’s clock architecture provides the user with the flexibility to align signals between the DIO and the Unit Under Test (UUT) using delay settings. Figure 4-3 is a block diagram of the clock architecture which includes programmable delays for the DIO clock and strobe.
  • Page 31: A Timing Diagram Of The Clk And Strobe Signals Is Shown In Figure 4-4

    128Mb per channel with a sustained throughput of more than 100Mbits/Sec. The memory subsystem is connected via the FPGA to the PXI bus at full bandwidth, for fast download or upload of vectors between the host computer and the GX5280.
  • Page 32: Vector Program Control

    Vector Program Control The Vector Program Control (Figure 4-6) is a high-speed Event Detection with Real-Time Response to those events unit controlling the program counter and the GX5280 state. The inputs to the Vector Program Control are:  The 16-bit external events input lines or X register ...
  • Page 33 External Events Inputs (J3 Timing Control) Trigger PEvent register Pause PMask register Logic Internal X-Register TEvent register TMask register DIO Driver Driver J3 Timing Vector Program Reset Control Control connector Load Program Counter Data memory Load Figure 4-6: GX5280 Vector Program Control...
  • Page 34: Vector Program Control States

    Figure 4-7: GX5280 Operational States Halt State The GX5280 Vector Program Control goes into a Halt state after a Reset signal and following the Halt command. All external event inputs as well as external control inputs are ignored following a Halt command. Following Reset, all I/O pin (channels) are in the receiving mode of operation.
  • Page 35: Trigger Command

    Chapter 4 - Theory of Operation Trigger Command The trigger command causes the board to change its state to the Run state and can be originate from the following sources:  PC (software)  External trigger control line  External event lines (16 lines) ...
  • Page 36: Pxi Trigger Bus Line Trigger

    (D first, T second or opposite). PXI Trigger Bus Line Trigger Controlled by software the GX5280 can be programmed to trigger on any one of the PXI Trigger Bus Lines. The programmed selected PXI Trigger Bus Line can then be Enabled/Disabled through software control achieving additional control over the PXI Trigger Bus event.
  • Page 37: External Pause Event Lines

    Figure 4-9: External Events Pause Block Diagram PXI Trigger Bus Line Pause Controlled by software the GX5280 can be programmed to Pause on any one of the PXI Trigger Bus Lines. The programmed selected PXI Trigger Bus Line can then be Enabled/Disabled through software control achieving additional control over the PXI Trigger Bus event.
  • Page 38 GX5280 User Guide...
  • Page 39: Appendix A - Connectors And Cables

    This section describes the DIO I/O and the Timing connectors and cables (see Figure A-1). When a GX5280 is configured as Master all connectors can be used. When it configured as Slave J3 Timing and J4 Control connectors should not be used.
  • Page 40: Dio Connectors

    GX5280 User Guide DIO Connectors The GX5280 has 4 connectors. All the connectors are available on the instrument’s front panel. The GX5280 has the following connectors: J1 I/O TTL Signals Programmable TTL Level I/O Data Connector Signals. J2 I/O LVDS Signals LVDS I/O Data Signals.
  • Page 41: J1 I/O Ttl Signals (68-Pin To Uut)

    Appendix A - Connectors and Cables J1 I/O TTL Signals (68-Pin to UUT) The following table defines the GX5280 DIO to I/O signals. This interface uses a 68-pin VHD connector. Signal Type Signal Type Signal Type Signal Type IO17 IO18...
  • Page 42: J2 I/O Lvds Signals (68-Pin To Uut)

    GX5280 User Guide J2 I/O LVDS Signals (68-Pin to UUT) The following table defines the GX5280 DIO to I/O signals. This interface uses a 68-pin VHD connector. Signal Type Signal Type Signal Type Signal Type IO0+ IO17+ IO0- IO17- IO1+...
  • Page 43: J3 Timing Signals Connector

    Appendix A - Connectors and Cables J3 Timing Signals Connector This topic describes the GX5280 Timing connector J3 timing and external event signals (used only on a Master). This interface uses a 68-pin VHD connector. The following table lists the Timing signals:...
  • Page 44: J4 Control Connector

    GX5280 User Guide J4 Control Connector This topic describes the GX5280’s Control connector J4 handles UUT control signals. This interface uses a 68-pin VHD connector. The following table defines the DIO to UUT control interface. Signal Type Signal Type Signal...
  • Page 45 Appendix A - Connectors and Cables Caution - DO NOT CONNECT the GT95014 DIO Single Ended Interface Board to User connector J4 if the LVDS clock is enabled. The LVDS_N signal will get shorted to ground and device damage may result. Use the GT95015 DIO Differential Interface Board for all J4 functions if the LVDS clock is required.
  • Page 46 GX5280 User Guide...
  • Page 47: Appendix B - Specifications

    Appendix B - Specifications Appendix B - Specifications This section provides GX5280 DIO and Timing connector specifications. GX5280 DIO Specifications The following are specifications for GX5280 board: Feature Value Timing Internal Clock (PLL): GX5281: 5 Hz (Min), 50 MHz (Max)
  • Page 48 Single 3U Compact PCI slot; PXI compatible Weight 200 gr. Front Panel Connectors Label: I/O TTL Signals, type 68-pin VHD connector I/O LVDS Signals, type 68-pin VHD connector Timing Signals, type 68-pin VHD connector Control Connector, type 68-pin VHD connector Table C-1: GX5280 DIO Specifications...
  • Page 49: Index

    GTDIO.EXE ............10 Computer Bus Interface GX5280 Overview ............... 3 Architecture and capabilities ......... 5 Connector GX5280 Models and Accessories ......7 Control Connector ..........34 Control Signals ............ 34 Halt ................24 DIO ..............30 Halt State ..............24 I/O LVDS Signals ..........
  • Page 50 Software User Guide Management ............21 Definition ............... 2 Memory Management ..........21 Specifications ............37 GX5280 ............... 37 Other Features of the GX5280 Board ...... 27 States ............... 24 Overview ..............3 Step Definition ............... 2 Pause Strobe Signals ............20 Command ............

Table of Contents