Table of Contents
Advertisement
SCR-140(A4)-en 99.3.15 8:51 AM ˘ ` 24
‹
29EE512-70(I.C-FLASH MEMORY)
- PIN DESCRIPTION
Symbol
A15-A7
A6-A0
DQ7-DQ0 Data Input/output
OE#
OE#
WE#
Vcc
Vss
NC
‹
BH3541F(I.C-H/P AMP)
Pin Name
Row Address Inputs
Column Address Inputs
Chip Enable
Output Enable
Write Enable
Power Supply
Ground
No Connection
330u
C7
8
TSD
1
C1
330u
Vmute
100k
Functions
To provide memory addresses. Row addresses define a page for a
Column Addresses are toggled to load page data.
To output data during read cycles and receive input data during
write cycles. Data is internally latched during a write cycle. The
outputs are in tri-state when OE# or CE# is high.
To activate the device when CE# is low.
To gate the data output buffers.
To control the write operations
To provide 5-volt supply(¡ 10%)
Unconnected pins.
BIAS
VCC
OUT2
7
BIAS
0dB
+
0dB
+
MUTE
2
3
OUT1
MUTE
IN1
1u
35
24
write cycle.
1u
V1n2
7u
C5
C6
IN2
5
180k
180k
4
GND
1u
V1n1
Advertisement
Table of Contents
