Download Print this page

LG 42PN4500 Service Manual page 19

Hide thumbs Also See for 42PN4500:

Advertisement

<ANALOG & DIGITAL INPUT>
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
R435
68
C414
0.047uF
M1
RIN0M
R436
33
C415
M2
0.047uF
DSUB_R+
RIN0P
R437
68 C416
0.047uF
L3
GIN0M
R438
33
C417
0.047uF
L2
DSUB_G+
GIN0P
R428
68 C418
0.047uF
K2
BIN0M
R429
33
C419
0.047uF
K1
DSUB_B+
BIN0P
LED0/GPIO55
C420
1000pF
K3
SOGIN0
LED1/GPIO56
R422
22
J2
DSUB_HSYNC
HSYNC0
J3
R423
22
DSUB_VSYNC
VSYNC0
R420
10K
R439
68
C421
0.047uF
R3
R421
2.4K
RIN1M
R440
33
C422
0.047uF
R1
SC1_R+/COMP1_Pr+
RIN1P
R441
68
C423
0.047uF
R2
GIN1M
R442
33
C424
0.047uF
P3
SC1_G+/COMP1_Y+
GIN1P
R430
68
C425
0.047uF
N3
BIN1M
R431
33
C426
0.047uF
N2
SC1_B+/COMP1_Pb+
BIN1P
P2
C427
1000pF
SC1_SOG_IN
R432
SOGIN1
R7
SC1_ID
HSYNC1
READY
R5
0
SC1_FB
VSYNC1
R443
68
C428
0.047uF
V1
RIN2M
IRIN/GPIO4
R444
33
C429
V2
0.047uF
COMP2_Pr+
RIN2P
R445
68
C430
0.047uF
U3
GIN2M
R446
33
C433
0.047uF
U2
COMP2_Y+
GIN2P
R433
68
C437
0.047uF
T2
BIN2M
R434
33
C439
0.047uF
T1
COMP2_Pb+
BIN2P
C443
1000pF
T3
SOGIN2
A_DEMODE
A_DEMODE
R424
33
C447
0.047uF
T5
TU_CVBS
CVBS0
R425
33
C448
0.047uF
T4
AV/SC1_CVBS_IN
CVBS1
R426
33
C449
0.047uF
T6
COMP2_Y+
CVBS2
L409
R427
68
C413
0.047uF
U4
VCOM
T7
DTV/MNT_VOUT
CVBSOUT2
#POWER FOR MAIN#
<VDDC 1.05V>
+1.26V_VDDC
VDDC : 2026mA
<DDR3 1.5V>
AVDD_DDR0:55mA
+1.5V_DDR
AVDD_MIU
L402
DECAP FOR SOC
DECAP READY FOR TEST
(HIDDEN - UCC)
BLM18PG121SN1D
READY
C453 IS CAP FOR REPAIR
AVDD_DDR1:55mA
SHOULD BE BOTTOM SIDE
+3.3V
B51_no_EJ
: 4'b0000
Boot from 8051 with SPI flash
SB51_WOS
: 4'b0001
Secure B51 without scramble
SB51_WS
: 4'b0010
Secure B51 with scramble
MIPS_SPE_NO_EJ
: 4'b0100
Boot from MIPS with SPI flash
MIPS_SPI_EJ_1
: 4'b0101
Boot from MIPS with SPI flash
MIPS_SPI_EJ_2
: 4'b0110
Boot from MIPS with SPI flash
MIPS_WOS
: 4'b1001
Secure MIPS without scramble
MIPS_WS
: 4'b1010
Scerur MIPS with SCRAMBLE
LED_RED
AUD_SCK
AUD_MASTER_CLK
PWM1
PWM0
<CHIP Config>
(I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0)
<CHIP Config(LED_R/BUZZ)>
Boot from SPI CS1N(EXT_FLASH)
1'b0
Boot from SPI_CS0N(INT_FLASH)
1'b1
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2012 LG Electronics Inc. All rights reserved.
Only for training and service purposes
PWM0
PWM1
A2
RN
RN
COMP2_DET
B2
RP
RP
B1
TN
TN
C2
LED_RED
TP
TP
R448
R449
R454
R455
*H/W opt :
A3
49.9
49.9
49.9
49.9
KEY1
ETHERNET
C3
KEY2
AV/SC1_DET
C450
C454
0.1uF
0.1uF
17V_DET
VS_DET
AE9
USB1_DM
AD9
33
USB1_DP
SPI_SCK
SPI_SDI
33
SPI_SDO
SIDE_USB_DM
33
/SPI_CS
SIDE_USB_DP
22
SCART1_MUTE
AMP_MUTE
R473
R415
K4
RGB_DDC_SCL
HWRESET
SOC_RESET
R416
RGB_DDC_SDA
C6
UART_RXD
TX
UART_TXD
PM_RXD
AE4
C451
10pF
PM_TXD
XIN
AD4
XOUT
PM_TXD
GND_2
X-TAL_2
PM_RXD
X400
24MHz
X-TAL_1
GND_1
C452
10pF
I2C_SCL
I2C_SDA
for SYSTEM EEPROM
100
AC_DET
R418
DISP_EN
R411
1K
RL_ON
VS_ON
/FLASH_WP
5V_ON
<Normal Power 3.3V>
+1.26V_VDDC
+3.3V
DECAP FOR SOC (HIDDEN - UCC)
READY
READY READY
L401
BLM18PG121SN1D
C4000,C4005,C4006 IS CAP FOR REPAIR
SHOULD BE BOTTOM SIDE
<Normal 2.5V>
<STby 3.3V>
+2.5V
AVDD2P5
C4001 IS CAP FOR REPAIR
SHOULD BE BOTTOM SIDE
L405
AVDD2P5:172mA
BLM18PG121SN1D
READY
C489
C4001
C485
0.1uF
AVDD25_PGA
0.1uF
0.1uF
4V
4V
L406
BLM18PG121SN1D
C453
DECAP FOR SOC (HIDDEN - UCC)
0.1uF
4V
C477
0.1uF
L407
BLM18SG121TN1D
AVSS_PGA
Close to IC with width trace
<HW_OPT>
<SOC_RESET>
+3.3V
+3.3V_ST
MODEL_OPT_1
MODEL OPTION
RF_SWITCH_CTL
D400
PIN NAME
PIN NO.
LOW
HIGH
BAW56 GEANDE
MODEL_OPT_0
AB3
FHD
HD
MODEL_OPT_1
F4
<GPIO& LVDS>
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
AA22
W24
PWM0/GPIO66
LVB0M
RXB4-
Y22
V23
PWM1/GPIO67
LVB0P
RXB4+
V24
W23
RXB3-
PWM2/GPIO68
LVB1M
U23
W25
PWM3/GPIO69
LVB1P
RXB3+
T22
Y24
RXBCK-
PWM4/GPIO70
LVB2M
C7
Y25
PWM_PM/GPIO199
LVB2P
RXBCK+
AA24
RXB2-
LVBCKM
E7
Y23
SAR0/GPIO31
LVBCKP
RXB2+
D7
AB24
RXB1-
SAR1/GPIO32
LVB3M
J6
AA23
SAR2/GPIO33
LVB3P
RXB1+
D1
AB23
SAR3/GPIO34
LVB4M
RXB0-
C1
AB25
SAR4/GPIO35
LVB4P
RXB0+
A5
R407
PM_SPI_SCK/GPIO1
B5
AC24
PM_SPI_SDI/GPIO2
LVA0M
RXA4-
B4
AC25
R413
RXA4+
PM_SPI_SDO/GPIO3
LVA0P
R414
C4
AD24
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
LVA1M
RXA3-
EU
R412
B3
AD25
RXA3+
PM_SPI_SCZ2/GPIO_PM[10]/GPIO16
LVA1P
D3
AC23
PM_SPI_CZ0/GPIO_PM[12]/GPIO0
LVA2M
RXACK-
AE24
RXACK+
0
LVA2P
22
E2
AD23
DDCA_CK/UART0_RX
LVACKM
RXA2-
22
D2
AE23
DDCA_DA/UART0_TX
RXA2+
LVACKP
E5
AD22
UART1_RX/GPIO44
LVA3M
RXA1-
E4
AC22
UART1_TX/GPIO43
LVA3P
RXA1+
U24
AD21
UART2_RX/GPIO64
LVA4M
RXA0-
U25
AC21
UART2_TX/GPIO65
LVA4P
RXA0+
D4
PM_UART_TX/GPIO_PM[1]/GPIO7
D5
PM_UART_RX/GPIO_PM[5]/GPIO11
AA21
I2C_SCKM2/DDCR_CK/GPIO72
AB21
N5
I2C_SDAM2/DDCR_DA/GPIO71
GPIO36
5V_DET_HDMI_1
A6
GPIO37
DEMOD_RESET
M6
GPIO38
5V_DET_HDMI_3
R4
GPIO39
P5
GPIO40
R417
M5
D6
GPIO_PM[0]/GPIO6
GPIO41
AMP_RESET_N
L7
M4
100
GPIO_PM[2]/GPIO8
GPIO42
TUNER_RESET
J4
C8
GPIO_PM[4]/GPIO10
GPIO45
PCM_5V_CTL
L5
C5
R419
GPIO_PM[8]/GPIO14
GPIO46
CI_DET
22
L6
E6
EU
GPIO_PM[9]/GPIO15
GPIO49
AMP_SCL
L4
E3
GPIO_PM[11]/GPIO17
GPIO50
AMP_SDA
K5
GPIO51
MODEL_OPT_1
B7
GPIO52
RF_SWITCH_CTL
K7
GPIO53
AV2_DET
J5
GPIO54
DSUB_DET
PCM_D[0-7]
PCM_D[0-7]
VDD33
DECAP FOR SOC
(HIDDEN - UCC)
PCM_A[0-14]
C4002 SHOULD NEAR MAIN IC
+5V
EU
AVDD_NODIE:7.362mA
R458
AVDD_NODIE
10K
PCM_RST
+3.3V_ST
/PCM_IRQA
L400
/PCM_IOWR
BLM18PG121SN1D
/PCM_OE
C401
/PCM_IORD
0.1uF
/PCM_CE
/PCM_WE
/CI_CD1
R460
10K
/PCM_REG
EU
/PCM_WAIT
/CI_CD2
USB1_OCD
USB1_CTL
/PF_WP
/PF_CE0
/PF_CE1
/PF_OE
/PF_WE
PF_ALE
/F_RB
C497
+3.3V
10uF
R408
10V
10
SOC_RESET
C402
R403
100K
0.1uF
R464
R474
R450
R451
R452
2.2K
2.2K
2.2K
2.2K
2.2K
<HDMI& SOUND>
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
F2
D0-_HDMI1
A_RX0N
G1
D0+_HDMI1
A_RX0P
G2
Y3
C403
2.2uF
D1-_HDMI1
A_RX1N
AUL1
G3
AA2
C404
2.2uF
D1+_HDMI1
A_RX1P
AUR1
H2
AA1
C405
2.2uF
D2-_HDMI1
A_RX2N
AUL3
H3
AA3
C406
2.2uF
D2+_HDMI1
A_RX2P
AUR3
F3
W3
C407
2.2uF
CK-_HDMI1
A_RXCN
AUL4
F1
Y2
C408
2.2uF
CK+_HDMI1
A_RXCP
AUR4
H5
DDC_SCL_1
DDCDA_CK/GPIO23
H4
DDC_SDA_1
DDCDA_DA/GPIO24
H6
AA9
HPD1
HOTPLUGA/GPIO19
EARPHONE_OUTL
AB9
EARPHONE_OUTR
AC6
D0-_HDMI3
C_RX0N
AD7
AUDIO OUT
D0+_HDMI3
C_RX0P
AC7
AB4
SCART1_Lout
D1-_HDMI3
C_RX1N
AUOUTL2
AD8
AB5
D1+_HDMI3
SCART1_Rout
C_RX1P
AUOUTR2
AE8
D2-_HDMI3
C_RX2N
AC8
D2+_HDMI3
C_RX2P
AE6
Y5
CK-_HDMI3
C_RXCN
AUVRP
AD6
AA4
CK+_HDMI3
C_RXCP
AUVAG
AC5
AA5
DDC_SCL_3
DDCDC_CK/GPIO27
AUVRM
4.7uF
1uF
AE5
C409
C410
DDC_SDA_3
DDCDC_DA/GPIO28
AD5
HPD3
HOTPLUGC/GPIO21
K6
C10
HOTPLUGD/GPIO22
I2S_IN_BCK/GPIO150
B10
R401
22 DVB_T2
I2S_IN_SD/GPIO151
22 DVB_T2
B9
R402
I2S_IN_WS/GPIO149
R404
22
A9
I2S_OUT_BCK/GPIO156
B8
I2S_OUT_MCK/GPIO154
A8
I2S_OUT_WS/GPIO155
C9
I2S_OUT_SD/GPIO157
R6
CEC_REMOTE_S7
CEC/GPIO5
B6
P_SDA
SPDIF_IN/GPIO152
22
R406
M7
SPDIF_OUT
SPDIF_OUT/GPIO153
<PCM & CI>
IC400
LGE2111C-MS (PDP_13_MS10)
MS10
PCM_D[0]
BUF1_FE_TS_DATA[0]
AB17
Y14
PCMDATA0/GPIO126
TS1DATA0/GPIO88
PCM_D[1]
BUF1_FE_TS_DATA[1]
AB19
AA14
PCMDATA1/GPIO127
TS1DATA1/GPIO89
PCM_D[2]
BUF1_FE_TS_DATA[2]
Y16
AD13
PCMDATA2/GPIO128
TS1DATA2/GPIO90
PCM_D[3]
BUF1_FE_TS_DATA[3]
AD15
Y13
PCMDATA3/GPIO120
TS1DATA3/GPIO91
PCM_D[4]
BUF1_FE_TS_DATA[4]
AE15
AA13
PCMDATA4/GPIO119
TS1DATA4/GPIO92
PCM_D[5]
BUF1_FE_TS_DATA[5]
AD14
AD12
PCM_D[6]
PCMDATA5/GPIO118
TS1DATA5/GPIO93
BUF1_FE_TS_DATA[6]
AB15
AC12
PCMDATA6/GPIO117
TS1DATA6/GPIO94
PCM_D[7]
BUF1_FE_TS_DATA[7]
AC16
W10
PCMDATA7/GPIO116
TS1DATA7/GPIO95
AB13
TS1CLK/GPIO98
PCM_A[0]
Y17
AC14
PCMADR0/GPIO125
PCM_A[1]
TS1VALID/GPI96
AA16
W13
PCMADR1/GPIO124
TS1SYNC/GPIO97
PCM_A[2]
AB16
PCMADR2/GPIO122
PCM_A[3]
AD16
PCMADR3/GPIO121
PCM_A[4]
CI_TS_DATA[0]
Y18
AB12
PCMADR4/GPIO99
TS0DATA0/GPIO77
PCM_A[5]
CI_TS_DATA[1]
AE20
AD11
PCMADR5/GPIO101
TS0DATA1/GPIO78
PCM_A[6]
CI_TS_DATA[2]
Y19
W9
PCMADR6/GPIO102
TS0DATA2/GPIO79
PCM_A[7]
CI_TS_DATA[3]
AC20
AE11
PCM_A[8]
PCMADR7/GPIO103
TS0DATA3/GPIO80
CI_TS_DATA[4]
AB18
AB11
PCMADR8/GPIO108
TS0DATA4/GPIO81
PCM_A[9]
CI_TS_DATA[5]
AD17
AE12
PCM_A[10]
PCMADR9/GPIO110
TS0DATA5/GPIO82
CI_TS_DATA[6]
AC15
AC13
PCMADR10/GPIO114
TS0DATA6/GPIO83
PCM_A[11]
CI_TS_DATA[7]
AE17
AB14
PCM_A[12]
PCMADR11/GPIO112
TS0DATA7/GPIO84
AA19
AA11
PCMADR12/GPIO104
TS0CLK/GPIO87
PCM_A[13]
AA18
Y11
PCMADR13/GPIO107
TS0VALID/GPIO85
PCM_A[14]
AC19
AC11
PCMADR14/GPIO106
TS0SYNC/GPIO86
C458
AA17
2pF
from CI SLOT
PCM_RESET/GPIO129
AD20
50V
PCMIRQA_N/GPIO105
AC18
PCMIOWR_N/GPIO109
AE14
PCMOE_N/GPIO113
AD18
PCMIORD_N/GPIO111
Close to MSTAR
AC17
PCMCE_N/GPIO115
R466
100
AD19
PCMWE_N/GPIO197
AE21
H_NIM
R457
22
AC3
PCMCD_N/GPIO130
IP
R465
100
EU
AE18
AD2
C456
PCMREG_N/GPIO123
IM
H_NIM
0.1uF
W16
PCMWAIT_N/GPIO100
16V
EU
A_DEMODE
Y21
C459
PCM2_CD_N/GPIO135
Y20
C460
PCM2_RESET/GPIO134
R456
22 EU
AA20
AD1
A_DEMODE
PCM2_CE_N/GPIO131
SIFP
AB22
AD3
ANALOG SIF
PCM2_IRQA_N/GPIO132
SIFM
AB20
Close to MSTAR
PCM2_WAIT_N/GPIO133
AR400
AC2
22 OS
IF_AGC
AD10
NF_ALE/GPIO141
Y9
NF_WPZ/GPIO198
AA10
AB3
NF_CEZ/GPIO137
GPIO73
Y10
AC4
NF_CLE/GPIO136
GPIO74
AB10
AE3
NF_REZ/GPIO139
I2C_SCKM1/GPIO75
AC9
AE2
NF_WEZ/GPIO140
I2C_SDAM1/GPIO76
AC10
NF_RBZ/GPIO142
TUNER_I2C
AR401
OS
22
R453
2.2K
I2C_SDA
I2C_SCL
P_SDA
P_SCL
UART_RXD
UART_TXD
<VCC &GND>
IC400
+1.26V_VDDC
LGE2111C-MS (PDP_13_MS10)
MS10
P17
A15
VDDC_1
GND_1
AUDIO IN
R17
A17
VDDC_2
GND_2
R18
A20
AV/SC1_L_IN
VDDC_3
GND_3
T17
B14
AV/SC1_R_IN
VDDC_4
GND_4
T18
B16
COMP2_L_IN
VDDC_5
GND_5
U18
B18
VDDC_6
COMP2_R_IN
GND_6
J9
B21
PC_L_IN
VDDC_7
GND_7
J11
C11
VDDC_8
GND_8
PC_R_IN
P8
C12
VDDC_9
GND_9
R8
C13
VDDC_10
GND_10
U11
C20
VDDC_11
GND_11
V10
C23
VDDC_12
GND_12
C25
GND_13
U17
D23
AVDDLV
GND_14
E17
GND_15
P18
E18
+1.26V_VDDC
DVDD_DDR
GND_16
E20
GND_17
Y8
E23
AVDD2P5
AVDD25_LAN
GND_18
AA8
F4
AVDD2P5_DADC
GND_19
AB8
F5
AVDD_MOD
GND_20
F6
10uF
GND_21
0.1uF
AB1
F7
C412
C411
AVDD25_PGA
AVDD25_PGA
GND_22
AB2
F18
L408
AVSS_PGA
AVSS_PGA
GND_23
G4
BLM18SG121TN1D
GND_24
G5
GND_25
G6
T2_SCL
GND_26
T2_I2C
W4
G7
AVDD_NODIE
AVDD_NODIE
GND_27
T2_SDA
W5
G10
P_SCL
AVDD_DMPLL
GND_28
G12
GND_29
G15
AUD_SCK
GND_30
W6
G19
VDD33
AUD_MASTER_CLK
AVDD_DVI_USB_MPLL
GND_31
Y6
G20
AVDD_AU33
GND_32
AUD_LRCK
AA6
G24
VDDP
GND_33
AUD_LRCH
W7
H7
AVDD_PLL
GND_34
H10
GND_35
I2S_I/F
C466
1uF
Y4
H12
DVDD_NODIE
GND_36
H13
GND_37
J14
H14
AVDD_MIU
AVDD_DDR0_C
GND_38
J15
H15
AVDD_DDR0_D_1
GND_39
J16
H19
AVDD_DDR0_D_2
GND_40
K16
H25
AVDD_DDR0_D_3
GND_41
J1
GND_42
J17
J7
AVDD_DDR1_C
GND_43
L16
J12
AVDD_DDR1_D_1
GND_44
L17
J13
AVDD_DDR1_D_2
GND_45
M16
J19
AVDD_DDR1_D_3
GND_46
J20
GND_47
J24
GND_48
J8
K12
GND_EFUSE
GND_49
K8
K13
TEST
GND_50
K14
GND_51
R19
K15
GND_91
GND_52
R23
K18
GND_92
GND_53
T23
K19
GND_93
GND_54
U5
K25
GND_94
GND_55
Internal demod out
U6
L8
GND_95
GND_56
V3
L12
GND_96
GND_57
V4
L13
BUF1_FE_TS_DATA[0-7]
GND_97
GND_58
V11
L14
GND_98
GND_59
V15
L15
GND_99
GND_60
V16
L18
GND_100
GND_61
V17
L19
GND_101
GND_62
V18
L20
GND_102
GND_63
V19
L24
GND_103
GND_64
V20
M3
GND_104
GND_65
V21
M8
BUF1_FE_TS_CLK
GND_105
GND_66
W1
M12
BUF1_FE_TS_VAL_ERR
GND_106
GND_67
W2
M13
BUF1_FE_TS_SYN
GND_107
GND_68
W11
M14
GND_108
GND_69
W15
M15
CI_TS_DATA[0-7]
GND_109
GND_70
W17
M17
GND_110
GND_71
W18
M18
GND_111
GND_72
W20
M19
GND_112
GND_73
W21
M24
GND_113
GND_74
W22
N1
GND_114
GND_75
Y7
N7
GND_115
GND_76
AA7
N13
GND_116
GND_77
AB6
N14
GND_117
GND_78
AB7
N15
CI_TS_CLK
GND_118
GND_79
N16
CI_TS_VAL
GND_80
N17
CI_TS_SYNC
GND_81
N18
GND_82
N19
GND_83
N20
GND_84
N25
100pF
GND_85
P13
C463
GND_86
READY
P14
GND_87
100pF
P19
C462
C464
DTV_IF
GND_88
0.1uF
READY
P21
IF_P_MSTAR
GND_89
H_NIM
C461
P24
0.1uF
GND_90
IF_N_MSTAR
H_NIM
A_DEMODE
0.1uF
R467
47
TU_SIF
0.1uF
R468
47
A_DEMODE
+3.3V
TU_SCL
TU_SDA
NON_A_DEMODE
AGC 1.25V
100 OHM SERIAL
A_DEMODE 0ohm
H_NIM
R469
10K
H_NIM
100
R471
IF_AGC_MAIN
C469
0.047uF
25V
H_NIM
Close to MSTAR
L13
2012-06-201
4
7
MAIN
LGE Internal Use Only

Hide quick links:

Advertisement

loading