Do you have a question about the LW-3-S-1394 and is the answer not in the manual?
Questions and answers
Summary of Contents for ISG LW-3-S-1394
Page 1
LightWise Camera Series LW-3-S-1394 FireWire Smart Digital Imaging Module LW-3-S-1394-C – Color Available in Color Only. Specification and Users Guide Revision 2.1 Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
Section 1: LW-3-S-1394-C Introduction and Specification Overview 1.1 Product Description The ISG LW-3-S-1394-C 'Smart' Digital Imaging Module provides a High Resolution area imaging solution with outstanding flexibility. The low cost and ease of integration into existing systems make it an excellent solution for a wide variety of applications. The interfaces to the Imager are industry standard to provide ease of integration into target systems.
1.2 Key Specifications • Resolution: 2048 x 1536 Pixels • Color only Available • Synchronous Shutter (Rolling) with advanced Trigger/Strobe capability • Data Rate: o Up to 12 Frames / second full resolution o Up to 27 Frames / second full frame (1.3 Mp) o Up to 90 Frames / second VGA o Scalable frame rate as a function of Region of Interest •...
Appendix B describes the image path. 1.3 3.1 MP CMOS Image Sensor The module utilizes a 3.1 MP CMOS image sensor. Please contact ISG for Sensor details if needed. 2048 x 1536 1.4 Programming and User Configuration Options The LW-3-S-1394-C offers several levels of programmability and user configurability.
1.6 On-Board Image Buffer The LW-3-S-1394-C provides on-board image buffering for up to one raw or 10 JPEG frame color or three frames raw monochrome full resolution 2048 x 1536. Combined with the module’s flexible trigger modes, this image buffer enables capturing a sequence...
Isolators Image Buffers Up to 1 frames for Color Or Up to 3 frames for Monochrome full resolution 2048 x 1536 LW-3-S-1394-C Programmable I/O (with +5V, +12V out) Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
Page 8
Section 2.1: ISG Camera Module Triggering Description The ISG camera module provides a variety of triggering modes and flexibility using features internal to the FPGA controller as well as the sensor. For a more detailed description of the registers referenced in this document see the Programmers Reference manual.
Page 9
Trigger Mode A = IIDC Trigger Mode 0 Strobe Advance Shown Trigger Input Trigger Delay Sensor Integration Strobe Advance Strobe Output SensorReadout Note: In this mode the integratin time is determined by a register setting. Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
Page 10
Trigger Mode A = IIDC Trigger Mode 0 Strobe Delay Shown Trigger Input Trigger Delay Sensor Integration Strobe Delay Strobe Output SensorReadout Note: In this mode the integratin time is determined by a register setting. Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
Page 11
Trigger Mode A = IIDC Trigger Mode 0 Strobe Duration Shown Trigger Input Trigger Delay Sensor Integration Strobe Duration Strobe Output SensorReadout Note: In this mode the strobe duration is determined by the strobe duration registor. Also, the Strobe Duration mode bit must be enabled.
Page 12
Trigger Mode B = IIDC Trigger Mode 1 Trigger Input Trigger Delay Sensor Integration Strobe Advance Strobe Output SensorReadout Note: In this mode the integratin time is determined by the trigger duration. Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
Page 13
Trigger Mode C Trigger Input Trigger Delay Rerigger Delay Sensor Integration Strobe Strobe Advance Advance Strobe Output SensorReadout Note: In this mode the integratin time is determined by a register setting. Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice.
2.2 External Connectors 2.2.1 Firewire Connector: This interface is based on the industry standard 1394a specification. Two connectors are provided to allow camera daisy chaining. 2.2.2 15-position D-SUB I/O Connector: o Connector part number: Molex part number 83612-9020 o Thumb Screw part number: Molex MDSM –...
Page 15
User Interface ISG Imager Module Ext I/O Header Trigger + Opto Isolator 10V – 24 V DC, 20ma source max. Input Circuit Signal rate up to 60 KHZ (Opto Trigger) Trigger - 4.7K Pull-up To 5V Open Collector Buffer Strobe 4.7K Pull-up...
Page 16
Applications Example: Using The RS422 Trigger Input 1) Preferred Method – RS422 Driver The optimal way to utilize this input to trigger the camera is to drive the RS422 Receiver in the camera with the corresponding driver device. The recommended driver is TI part number SN65HVD3082ED.
3.2 Register Detail Note: Some data formats are given as (S/U # of integer bits. # of fractional bits). For example, S1.3 means the value can be either positive or negative with the first bit indicating the sign, one integer bit and three fractional bits. U0.8 means no sign bit (positive number), zero integer bits and eight fractional bits.
Page 19
STRBM : Strobe Mode. These bits control the functionality of the Strobe output to the illumination system. STRBM[1:0] = 00 : Active high (Activated by trigger). STRBM[1:0] = 01 : Active Low (Activated by trigger). STRBM[1:0] = 10 : Always high (Not activated by trigger). STRBM[1:0] = 11 : Always low (Not activated by trigger).
Page 20
Address : 0x408 (TRGDLY) Data format : U16 Default Value: 00h TRGDLY(15:8) TRGDLY(7:0) TRGDLY : This 16 bit Value is used to program a delay from the time trigger is received to when strobe is activated. A delay between 0 and 1.37s in 20.83us steps can be achieved.
Page 21
Address : 0x410 (RTGDLY) Data format : U16 Default Value: 00h RTGDLY(15:8) RTGDLY(7:0) RTGDLY : This 16 bit Value is used to program the delay between video frames in continues trigger Mode. A delay between 0 and 341ms in 5.21us steps can be achieved. The default value is 0.
Page 22
Address : 0x420 (VVDLY) Data format : B4 Default Value : 02h not used VVDLY(3:0) VVDLY : Video Valid Delay. The value in this register is used to move the video relative to the video valid signal internal to the FPGA. Address : 0x448 (CLKCR) Data format : U5 Default Value: 0h...
Page 23
Address : 0x818 (HCS) Data format : B2 not used STAT LOCK LOCK : Histogram lock out control. This bit is R/W 0 = Histogram values are updated at the end of each frame. 1 = Histogram values are NOT updated at the end of each frame. Lock out updates to read the Histogram results.
Page 24
Address : 0x8b4 (LUTAD) Data format : U10 not used LUTAD[9:8] LUTAD[7:0] LUTAD : LUT Address Register. Reads and writes from the LUT data register use the value in this register as the address into the LUT. Reads/Writes to the data register causes the value in this register to be incremented by 1.
Section 4: Mechanical Information 4.1 Lens Mount A Case-Mount CS type (1.0” diameters with 12.5 mm spacing between the surface of the sensor and top of the lens-mount) lens mount is provided for both system configurations. C-Type Lenses: A five mm extender will change the CS to C-Type lens mount with 17.5 mm Back Focal Length.
4.3 LW-3-S-1394-C Digital Imaging Module Dimensions 2.875” (73 mm Front View 1” CS Lens Mount 1.625” (25.4mm) (39 mm 2.0625” (52 mm) Mini-USB2.0 Connector For debug and development CPU Status Imaging Status FireWire LEDs Connector 2 Back View Trigger / Strobe...
Page 27
Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice. 27 of 33...
4.4 Module Components: The ISG LW-3-S-1394-C Digital Imaging Module hardware design is partitioned into four separate boards: 1) Sensor, 2) Controller, 3) Power Management and 4) I/O boards. These boards are SMT type 2 (double sides) and are connected to each others as shown...
4.5 Operating Conditions Measured Average Power Consumption via 1394 cable: 12V, 250 ma rms / 3.0W Ambient Operating Temperature Range: -10 to 45 C FCC and CE Qualification: In progress. Test results available upon request. Vibration and Shock Testing: In progress. Target specification: 7G rms (10Hz to 2000Hz) Random, Shock 70G.
Page 30
2) To upgrade the firmware on the camera, start by running the ISG Lightwise GUI. Note that the ISG supplied driver for the camera must be installed in order to use the ISG GUI. It is recommended that the camera viewer window be closed before continuing.
Page 31
9). After the camera is connected, you can right click in the top toolbar of the GUI and select “about isg camera system” to read the new version numbers. Trade Mark Note: FireWire™ is a registered trademark of Apple Inc Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved...
Page 33
APPENDIX A: ISG Color Image Processing Pipeline Copyright, 2004 Imaging Solutions Group , Inc., All Rights Reserved of NY Revision 2.1 Subject to change without notice. 33 of 33...
Need help?
Do you have a question about the LW-3-S-1394 and is the answer not in the manual?
Questions and answers