General Information - Pioneer DRM-6NX Service Manual

Network cache changer
Hide thumbs Also See for DRM-6NX:
Table of Contents

Advertisement

QQ
3 7 63 1515 0

7. GENERAL INFORMATION

7.1 IC
7 PD6287B: (IC702: MAIN BOARD ASSY)
¶ Flash Memory
¶ Pin Assignment (Top View)
¶ Block Diagram
TE
L 13942296513
RY/BY
WE
BYTE
RESET
CS
OE
A
A
0 –
16
www
A-
1
.
http://www.xiaoyu163.com
RY/BY
Buffer
Control
Circuit
Write Circuit
Low Vcc Det.
Write/Erace
Circuit
Pulse Timer
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
¶ The information shown in the list is basic information and may
not correspond exactly to that shown in the schematic diagrams.
Q Q
3
6 7
1 3
1 5
Vcc
Vss
Erace
Circuit
Chip Enable
Output Enable
Circuit
Y Decoder
STB
X Decoder
co
.
DRM-6NX
9 4
2 8
DQ
– DQ
0
15
15 – 22, 24 – 31
0 5
8
2 9
9 4
2 8
Input/Output
Buffer
STB
Data Latch
Y Gate
2,097,152
bits
m
Cell Matrix
9 9
9 9
45

Advertisement

Table of Contents
loading

Table of Contents