Rapgsm, Combo Memory, Camera; Board Version: 1Lua_50A - Nokia 7370 Service Schematics

2
GND
C2831
AHNE
RFCLK_I(1:0) 4p7
0
1
RETU TAHVO
PUSL(7:0)
3
1
0 R2801
0R
FM radio BT
5
6
4
J2805
0
4
5
1
2
0
1
2
AHNE
RFCONV_I(11:0)
3
4 J2828
5 J2829
6 J2830
RETU 7 J2831
TXC(2:0)
9 J2832
GND
8
1
TAHVO RETU
2
0
FM radio
CBUS(3:0)
0
1
2
ACI(1:0)
0
1
RETU
1
DIG_AUDIO(5:0)
2
9 3
0
AHNE 10
4
RFCTRL_I(8:0)
5
J2833
6
7 J2834
J2835
8
3 RXRESET
BT
PCM(3:0)
11
1
0
TAHVO 2
USB_CMT(8:0)
3
4
5
6
PUEN
RETU
INT_SIM(5:0)
0
1
2
TAHVO RETU
EMINT(1:0)
0
1
UI
SENSOR_CMT(1:0)
SENSOR_INT
0 44
FM_CMT(2:0)
FM radio FM_INT
0 47
Local mode=1.4V
VCORE_INT
C2800
100n
GND
Local mode=1.4V
VCORE
C2807 C2802 C2803 C2804 C2805 C2818 C2819 C2820 C2821
1u0 100n 100n 100n 100n 100n 100n 100n 27p
GND GND GND GND GND GND GND GND GND
C2816
27p
1.8V
VIO GND
C2810 C2811 C2812 C2813 C2814 C2815 C2801
100n 100n 100n 100n 100n 100n 100n
GND GND GND GND GND GND GND
1.8V
VRFC
C2808 C2809
100n
100n
GND GND
Customer Care / Service & Support Readiness / Content Creation Management Customer Care / Service & Support Readiness / Content Creation Management
Copyright © 2005 NOKIA Only for training and service purposes Copyright © 2005 NOKIA Only for training and service purposes
RAPGSM
D2800
RAPGSM_V1.1PA
Audio_amps_en
N15 2
GENIO0
J8
GND TMAct GENIO1 U20
U19
GENIO2
J2851 F3
RFClkP GENIO3 T18
J2852 F2
RFClkN V20
GENIO4
C2
SleepX GENIO5 U18 1.8V
C1
SleepClk W21
GENIO6
D3 PURX Y20
GENIO10
R11
SMPSClk Y19
GENIO14
R8 SysClk
GENIO15 AA19 VIO VIO
B2
APESleepX
V14
GENIO45
W14
GENIO46
M3 R3312 R3313
TXReset
R12
GENIO65 1k0 1k0
N1 TXP
P12
GENIO66
N8
TXA
U2
GENIO71
N3 RX1
N7 J2803 30 1
RX2 GENIO30 W11 SDA
K4 TxIP V11 J2804 31 SCL 0
GENIO31
K3
TxIN
L3 TXQP
GENIO62 R4
L4
TXQN T2
GENIO63
H2
RxIP U3
GENIO72
H3
23 RxIN T4
GENIO73
J3
RxQP
J4
RxQN
W7 16 D0 0
J2 GENIO16
VrefP
V7 17 D1 1
GENIO17
K7
VrefN
GENIO18 W6 18 D2 2
L7
Iref1
R9 19 D3 3
GENIO19
GENIO20 Y5 20 D4 4
A19
TxCDa
W5 21 D5 5
GENIO21
A20 TxCDaCtrl
22
GENIO22 V6 D6 6
D17
TxCClk
Y4 23 D7 7
GENIO23
24 17
GENIO24 V5 WRX
P13
CBusClk
AA3 25 TE 21
GENIO25
V12
CBusDa 26 16
GENIO26 W4 CSX
W12
CBusEn1X
Y3 27 RDX 18
GENIO27
D16 ACIRx
28 DCX 19
GENIO28 AA2
B18
ACITx
55 XRES 20
0
W8 GENIO32 V17 32 ROW0
EarDataL
W18 33 ROW1 1
Y8 EarDataR GENIO33
2
Y9 GENIO34 V16 34 ROW2
MicData
W17 35 ROW3 3
R10 AudioClk GENIO35
36 4
W9 GENIO36 Y17 ROW4
PMARP
P14 37 ROW5 5
V9 PMARN GENIO37
38 6
GENIO38 W16
N4
RFBusClk
Y16 39 COL0 8
GENIO39
N2 RFBusDa
40 COL1 9
GENIO40 V15
M8
RFBusEn1X
W15 41 COL2 10
GENIO41
Y15 42 11
GENIO42 COL3
0 Y13
I2SSCLK
GENIO68 P11 68 CAM_CLK
1 V13 I2SWS
AA15 43 CAM_ENABLE_X
GENIO43
2 W13
I2SSD1 G14 53 CAM_ENABLE
GENIO53
3
Y12 I2SSD2
V8 49 CAM_VCTRL
GENIO49
Y2 CAM_LDO_EN
USBVP_FRX P3 52
GENIO52
W3 USBVM_Clk
GENIO48 AA7
V4
USBRCV_FRX2
W2 USBVO
U4 GENIO50 P10
USBFSE0_FTX
Y7
V3 USBOEX GENIO51
V2
USBDSyncClk GENIO55 C19
B19
SpeciallO0
D18
SIMClk1 C18
SpeciallO1
C20 SIMIOCtrl1 C17
SpeciallO2
E18
SIMIODa1 B17
SpeciallO3
D2
JTClk
R1 59 BTDAIN 1
GENIO59
E4 JTrst
R2 60 BTDAOUT 2
GENIO60
F4
JTDI
T3 64 BTRSTX 0
E3 GENIO64
JTMS
V10 67 BTHOSTWAKE 6
GENIO67
E2
JTDO
P8 69 BTCTS 3
J7 GENIO69
EMU0
U1 70 BTRTS 4
GENIO70
A7
ETMClk GENIO29 P9 29 BTWAKE 5
B7 ETMPkt0
C7
ETMPkt1
GENIO7 V19 7 ENABLE 14
D7 ETMPkt2
W20 8 DATA 2
C6 GENIO8
ETMPkt3
H8 GENIO9 N14 9 CMD 1
ETMPkt4
W19 11 DATADIR 7
B5 GENIO11
ETMPkt5
AA20
C5 GENIO12 12 CMDDIR 6
ETMPkt6
V18 13 CLK 0
D6 GENIO13
ETMPkt7
B4
ETMSync
F19
SDRDa0 0
C4
ETMPipe0
G19 1
D5 SDRDa1
ETMPipe1
G18
SDRDa2 2
A3
ETMPipe2
H18 3
B3 SDRDa3
ETMSyncB
F18
SDRDa4 4
D4 ETMPipeB0
SDRDa5 H19 5
A2
ETMPipeB1
E19
SDRDa6 6
C3 ETMPipeB2
SDRDa7 J18 7
B20
GENIO54
L19
SDRDa8 8
R3 GENIO61
SDRAM_DA(15:0)
SDRDa9 R18 9
H13
RetuInt M18
SDRDa10 10
W10
TahvoInt
SDRDa11 P19 11
N18
SDRDa12 12
SDRDa13 P18 13
R14 GENIO44
M19 14
SDRDa14
SDRDa15 N19 15
R13
GENIO47
E20 0
SDRAd0
P2
GENIO56
F20 1
SDRAd1
P4
GENIO57 N20 2
SDRAd2
P7
GENIO58
C21 3
SDRAd3
SDRAM_AD(15:0)
K15 4
SDRAd4
AA13 VDDDSP1
SDRAd5 T20 5
AA17
VDDDSP2
M15 6
SDRAd6
R21 VDDDSP3
L15 7
Y14 SDRAd7
VSSDSP1
J15 8
Y18 SDRAd8
VSSDSP2
SDRAd9 T19 9
P20
VSSDSP3
R20 10
E21 SDRAd10
VDDMCU1
SDRAd11 L14 11
A17 SDRAM_BA(1:0)
VDDMCU2
K14 12
D20 SDRAd12
VSSMCU1
SDRAd13 J20 0
B16
VSSMCU2
G20 1
H20 SDRAd14
VDDDLLDCDL
SDRCLK K19 0
AA9
VDDDSP4
U21
B1 SDRCKE 1
VDDCORE1
SDRRASX H14 2
G2
VDDCORE2
K20 3
M4 SDRCASX
VDDCORE3 SDRAM_CTRL(10:0)
SDRWEX J14 4
W1 VDDCORE4
J19 5
AA5 SDRDQML
VDDCORE5
L18
SDRDQMU 6
Y21 VDDCORE6
K18 7
L21 SDRCLKX
VDDCORE7
D19
SDRLDQS 8
H15 VDDCORE8
R19 9
A13 SDRUDQS
VDDCORE9
A9 VDDCORE10 ExtAdDa0 B9 0
A5 B8
VDDCORE11 ExtAdDa1 1
H7 VSSCORE1 ExtAdDa2 C11 2
K8 C10 3
VSSCORE2 ExtAdDa3
H4 VSSCORE3 ExtAdDa4 D9 4
M7 D8 5
VSSCORE4 ExtAdDa5
Y1 H10
VSSCORE5 ExtAdDa6 6
Y6 G9 7
VSSCORE6 ExtAdDa7
Y10 C12
VSSCORE7 ExtAdDa8 8
P15 D12 9
VSSCORE8 ExtAdDa9
M20 D11
VSSCORE9 ExtAdDa10 10
J21 VSSCORE10 ExtAdDa11 D10 11
B21 C9
VSSCORE11 ExtAdDa12 12
B14 C8 13
VSSCORE12 ExtAdDa13
B10 H9
VSSCORE13 ExtAdDa14 14
B6 VSSCORE14 ExtAdDa15 G8 15
M2 G11
VDDSIO1 ExtAdDa16 16
AA1 VDDSIO2 ExtAdDa17 A15 17
AA11 C13
VDDSIO3 ExtAdDa18 18
AA21 VDDSIO4 ExtAdDa19 B15 19
M14 C16 20
VDDSIO5 ExtAdDa20
N21 VDDSIO6 ExtAdDa21 G10 21
G21 B13
VDDSIO7 ExtAdDa22 22
A21 H11
VDDSIO8 ExtAdDa23 23
A11 H12 24
VDDSIO9 ExtAdDa24
MEMADDA(24:0)
A1 VDDSIO10
E1 C15 0
VDDA FlsClk
MEMCONT(15:0)
G4 D15
VSSA FlsADVX 1
G3 D14 2
VDDDPÖÖ FlsRSTX
J1 C14
VDDARX FlsWEX 3
G1 B12 4
VSSARX FlsOEX
L8 D13
VDDATX FlsCSX 5
L1 G13 6
VSSATX FlsCS2X
K2 G12
VSSASUB FlsWaitX 7
WPX
9
VPPLOCK 8
GND
Audio amlifier
Analog switches
0
2
1.8V if IHF speaker on
4
1
3.7V
1.8V
DC/DC converter
VBAT
VDIG_CAM
N3300
LM3671TLX-1.8V
U//U
A1 Vin FB C3
A3 C1
GND EN
L3303
B2
SW
C3306
2u2H C3307
4u7 10u
R3314
GND GND GND
47R
0
1
2
3
3
4
2
R2803
100R
3
0
R2804
100R
1
SDRAM_BA(1:0)
SDRAM_CTRL(10:0)
MEMADDA(24:0)
1.7V 1.7V
VPP
R3000
4k7
Version: 1.0 Version: 1.0 03.11.2005 03.11.2005 7370 RM-70 7370 RM-70
20
J3302
J3301
1.8V
Hw accelerator
21
VDIG_CAM VDIG_CAM
D3300
A7 J10
PDN GPIO0
K4 K10
LDO_EN GPIO1
R3301
K2 ADC_IN GPIO2 J9 R3300
4k7
J3300 A1 RST GPIO3 G8 4k7
A3 H8
RST_DIR GPIO4
GND
F8 K7
SYSCLK GPIO5
B1 NC GPIO6 J7
G9 SSDA GPIO7 H7
1 H10 H6
SSCL PIEZO1
0 H1 K5
PDATA1P PIEZO2
H2 PDATA1N
H3 PCLK1P
G3
PCLK1N
H4 C4 0
LDO_STBY HCLKP
F2 PDATA2P HCLKN D3 1
F1 PDATA2N HDATAP D1 2
E2 D2 3
PCLK2P HDATAN
E1
PCLK2N
H5
1V2_OUT
C2 MSDA VDD1V2 A6
C5 B4
MSCL VDD1V2
J1 1.8V
VDD1V2
C3305
4u7
TEST A9 VDIG_CAM
A2 TMS_OCI
A4 G1 GND GND
TMS VDD1V8
C3 J2
TCK VDD1V8
B3 TDI VDD1V8 J4
C6 F10
TDO VDD1V8/2V8
C9
VDD1V8/2V8
1.8V B6
NC
B5 NC VDD_PIEZO J5
VDIG_CAM B7 NC VDD_GPIO K9
D9
NC
E9 G2
NC DC1V8
DC1V8/2V8 A5 C3303
K1 VANA DC_GPIO J8 100n
K3 B2
AGND NC
STV0984N
GND
K8,A8,C1,J3,F3,H9,J6,E3,K6=GND
GND
C3304
10n
GND
Combo memory
D3000
COMBO_256MNOR _128MSDRAM
COMBO 256M NOR +
SDRAM_AD(15:0)
128M SDRAM
0 J3000 P10 A4
VDDQ
0
1 M10 B7
VDDQ
2
N10 VDDQ B8
C3001 C3002 C3003
3 M3 VDDQ B13 10n 100n
10n
4 P4
NORVCCQ G12 1.8V
5 N4 NORVCCQ L12
6 M4 A H2
NORVCC VDRAM GND GND GND
7 P5 NORVCC N13
8 N5 A8
DRAMVDD
12
9 M5 DRAMVDD A9
10 M9 DRAMVDD C1
C3008 C3009
11 N9
11 DRAMVDD C8 100n 100n
DRAMVDD D14 1.7V
1 M6 N3
CKE DRAMVDD
0 J3001 P7 CLKd DRAMVDD P8 GND GND VPP
7 N7 P11
_CK DRAMVDD
H1
2 L3 _CEd NOR VPP
GND
3 P6 VSSQ A3
_RAS
4 A12 C3000
N6 _CAS VSSQ
100n
J3002 M8 VSSQ B6
_WEd
0 P9 VSSQ C9
BA0d
1 N8 BA1d DNU A1 A1
GND
A2 A2
DNU
8 C11
LDQS DNU A13 A13
5 B9 A14 A14
LDM DNU
9
B4 UDQS DNU B1
6 C6 B14
UDM DNU
N1
DNU
N14
DNU
16 J1 P1
16 DNU
17 E3 DNU P2
18 F3 DNU P13
19
F2 DNU P14
A
20 L1
21 K1 D1
NC
GND
22 E2 D2
NC
23 F1 D3
23 NC
NC E1
NOR
5 G1 J3
_CEnor NC
13
9 G2 _WP NC K3
K12
NC
8
NC M1
4 D12 M2
_OE NC
3 J3003 G3
_WE NC M11
0 J3004 H3 M12
CLK NC
MEMCONT(15:0)
7 M13 N11
RDY NC
1 K2 _AVD NC N12
2 L2 P3
_RESET NC
J3005
0 E14
Address/Data I/O
NOR
1 E13
2 F14
3 F13
4 H14
5 J14
6 K14
K13
7
8 D13
9 E12
10 G14
11 G13
12 H13
Local mode=1.4V
13 H12
14 L14
15 L13
0
J3006 C13 Data I/O
SDRAM_DA(15:0)
SDRAM R3002
1
B12 VCORE
2 C12 0R
3
A11 R3002 for DDR SDRAM
4 B11 Replace with 0R when SDRAM is used
5 A10
6
B10
7 C10
8
A6
9 A5
10
B5
11 C5
12
C4
13 B3
14 C3
15
C2
A7,B2,C7,C14,M7,N2,P12= GND DRAM VSS
F12,J2,J12,J13,M14= GND NOR VSS

Board version: 1lua_50a

Board version: 1lua_50a

RAPGSM, Combo memory, Camera

RAPGSM, Combo memory, Camera
System connector
Flash_trigger
2.8V
1.8V
VAUX VANA_CAM VDIG_CAM
Camera connector
L3301
600R/100MHz
X3300
1
VCAP
2
AGND
VANA 3
XSHUTDOWN 4
5
EXTCLK
6
CCISCL
CCISDA 7
DGND 8
9
CCPCLKN
10
CCPCLKP
VIO 11
CCPDATAN 12
13
CCPDATAP
14
DGND
C3302 C3309 C3301 C3308 C3310 C3300
GND
220n 27p 100n 1u0 27p 100n
GND GND GND GND GND GND
GND
MESSI_CMT(25:0)
UI
KEYB_CMT(20:0)
BT
LPRF_CMT(6:0)
MMC_CMT(15:0)
1.8V
VIO
C3004 C3005 C3006 C3007
100n
100n 100n 10n
GND GND GND GND
VCORE_INT
Page 5(12) Page 5(12)