Integra NAC-2.3 Service Manual page 31

Audio network receiver
Hide thumbs Also See for NAC-2.3:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
BLOCK DIAGRAM AND PIN DESCRIPTION OF IC - 6
Q611:AK4353
DAC WITH DIT
No.
Pin Name
1
MCKO
2
TX
3
DVDD
4
DVSS
5
MCKI
6
BICK
7
SDTI
8
LRCK
9
PDN
10
CSN
11
SCL
CCLK
12
SDA
CDTI
TE
13
TST
L 13942296513
14
TTL
15
I2C
16
CAD0
17
CAD1
18
AOUTR
19
AOUTL
20
VCOM
21
AVSS
22
AVDD
23
NC
24
DZF
www
.
http://www.xiaoyu163.com
I/O
O
Master Clock Output Pin
Same frequency as MCKI is output
O
Transmit Channel Output Pin
-
Digital Power Supply Pin, +2.7∼+5.5V
-
Digital Ground Pin, 0V
I
Master Clock Input Pin
I
Serial Data Clock Pin
I
Serial Data Input Pin
I
Serial Input Channel Clock Pin
I
Power-Down Pin
When "L", the circuit is in power-down mode.
The AK4353 should always be reset upon power-up.
I
Chip Select Pin at 3-wire Serial control mode
This pin should be connected to DVDD at I
I
Control Clock Pin at I
I
Control Clock Pin at 3-wire serial control mode
I/O
Control Data Input/Output Pin at I
I
Control Data Input Pin at 3-wire serial control mode
I
Test pin
This pin should be connected to DVDD.
I
Digital Input Level Select Pin
"L": CMOS, "H": TTL
I
Control Mode Select Pin
"L": 3-wire Serial, "H": I
I
Chip Address Select 0 Pin
I
Chip Address Select 1 Pin
O
Rch Analog Output Pin
O
Lch Analog Output Pin
O
Common Voltage Output Pin, AVDD/2
Used for analog common voltage.
Large external capacitor is used to reduce power supply noise.
-
Analog Ground Pin
-
Analog Power Supply Pin
-
No Connect
Nothing should be connected externally to this pin.
O
Zero Input Detect Pin
When SDTI follows a total 8192 LRCK cycles with "0" input data
or RSTN = "0", this pin goes to "H".
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
PIN/FUNCTION
Description
2
C bus control mode
2
C Bus control mode
Q Q
3
6 7
1 3
1 5
2
C Bus
co
.
9 4
2 8
2
C Bus control mode.
0 5
8
2 9
9 4
2 8
m
NAC-2.3
9 9
9 9

Advertisement

Table of Contents
loading

Table of Contents