Sony STR-DA333ES Service Manual page 42

Hide thumbs Also See for STR-DA333ES:
Table of Contents

Advertisement

IC1101
CXD8495AQ (DIGITAL BOARD)
Pin No.
Pin Name
I/O
1
DOUT/V
O
2
EMPHA
O
3
RC1
I
4
RC2
O
5
CCB/SUB
I
6
D. GND
7
128/256
O
8
384/512
I
9
TEST
I
10
TEST
I
11
RESET
I
12
D. +5V
13
14
A. +5V
15
R
I
16
A. GND
17
VCO IN
I
18
VCO
O
19
D. +5V
20
SBSY
O
21
PW
O
22
SFSY
O
23
SB CLK
I
24
D. GND
25
D. +5V
26
XIN
I
27
XOUT
O
28
CLK OUT
O
29
CLK OUT
O
30
ERROR
O
31
D. GND
32
SUB1
O
33
SUB2
O
34
BCK
O
35
DATA OUT
O
36
LRCK
O
37
LD/DQSY
O
38
SRDT
O
39
DO
O
40
DI/SWDT
I
41
CE/XLAT
I
42
CL/SCLK
I
43
D. +5V
44
DIN1
I
45
DIN2
I
46
DIN3
I
47
DIN4
I
48
D. GND
EIAJ data and parity flag output terminal
Emphasis monitor output terminal ("H" = ON)
RC oscillator input terminal
RC oscillator output terminal
Microprocessor I/F select input terminal (CCB: H, SUB: L) (Connected to ground)
Digital ground
Clock output select terminal ("L" = 256 fs, "H" = 128 fs) (Connected to ground)
Clock input select terminal ("H" = 512 fs, "L" = 384 fs)
Test terminal (Connected to ground)
Test terminal (Connected to ground)
Reset input terminal
Digital power supply 0.5 V
Not used (Not connected, open)
Analog power supply +5 V
VCO oscillation band adjustment input terminal
Analog ground
VCO free-running frequency setting input terminal
External LPF is connected to this terminal for PLL
Digital power supply +5 V
CD subcode I/F and block sync output terminal
CD subcode I/F and data output terminal
CD subcode I/F and frame sync output terminal
CD subcode I/F and shift clock input terminal for data reading
Digital ground
Digital power supply +5 V
Crystal oscillator input terminal
Crystal oscillator output terminal
VCO and crystal oscillator clock output terminal
256fs or 128fs clock output terminal (Selected by CLKMD terminal)
Error mute output terminal
Digital ground
Sampling frequency monitor output terminal
Sampling frequency monitor output terminal
Bit clock output terminal
Audio data output terminal
L, R clock output terminal (L-ch: H, R-ch: L)
Microprocessor I/F and subcode Q data sync output terminal
Microprocessor I/F. When CCB/SUB is L, data output terminal (3-state output)
Microprocessor I/F. When CCB/SUB is H, data output terminal (high level open drain output) (Not connected)
Microprocessor I/F. Data input terminal
Microprocessor I/F. Chip enable/latch input terminal
Microprocessor I/F. Clock input terminal
Digital power supply +5 V
Built-in amplifier data input terminal (Connected to ground)
Built-in amplifier data input terminal (Connected to ground)
Built-in amplifier data input terminal (Connected to ground)
Built-in amplifier data input terminal
Digital ground
– 68 –
Description

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Str-da555es

Table of Contents