ViewSonic N1750w SERIES Service Manual page 20

Lcd tv monitor
Hide thumbs Also See for N1750w SERIES:
Table of Contents

Advertisement

E4
UVDD33
C2
DP
D2
DM
D1
UVSS33
H4
P10
F1
P11
G3
P12
G2
P13
J4
P14
G1
P15
H3
P16
H2
P17
F3
HWRST
J3
P00
H1
P01
L3
P02
J1
P03
K3
P04
J2
P05
K2
P06
K1
P07
L2
P20
L1
P21
M1
P22
M3
P23
M2
P24
N1
P25
N2
P26
N3
P27
ViewSonic Corporation
communicate with an external USB transceiver. Whether to use an
internal or an external USB transceiver is determined by an IO-trap.
If the external transceiver is selected, pins FM30-FM35 serve as the
interface connection to the external USB transceiver
PG
B
B
PG
CPU Interface
Default
function
General
purpose
B
CPU port 1, bit0
IO1, bit0
(trap0)
General
purpose
B
CPU port 1, bit1
IO1, bit1
(trap1)
General
purpose
B
CPU port 1, bit2
IO1, bit2
(trap2)
General
purpose
B
CPU port 1, bit3
IO1, bit3
(trap3)
General
purpose
B
CPU port 1, bit4
IO1, bit4
(trap4)
General
purpose
B
CPU port 1, bit5
IO1, bit5
(trap5)
General
purpose
B
CPU port 1, bit6
IO1, bit6
(trap6)
General
purpose
B
CPU port 1, bit7
IO1, bit7
(trap7)
I
B
CPU port 0, address/data multiplex pin, bit 0
B
CPU port 0, address/data multiplex pin, bit1
B
CPU port 0, address/data multiplex pin, bit 2
B
CPU port 0, address/data multiplex pin, bit 3
B
CPU port 0, address/data multiplex pin, bit 4
B
CPU port 0, address/data multiplex pin, bit 5
B
CPU port 0, address/data multiplex pin, bit6
B
CPU port 0, address/data multiplex pin, bit 7
CPU port 2, high byte address, bit0. This bus is an output bus in the
B
internal CPU mode and an input bus in the external CPU mode
B
B
B
B
B
B
B
Default function
USB transceiver analog power
USB data plus
USB data minus
USB transceiver analog ground
Alternative
Alternative
function
function
EOSDEN (I)
EOSDB(I)
EOSDG(I)
EOSDR(I)
PWM3/
Backlight
power(O)
PWM2/ Panel
power(O)
PWM1/ (O)
PWM0/ (O)
Power on reset, active high
CPU port2, high byte address, bit1
CPU port2, high byte address, bit2
CPU port2, high byte address, bit3
CPU port2, high byte address, bit4
CPU port2, high byte address, bit5
CPU port2, high byte address, bit6
CPU port2, high byte address, bit7
20
Alternative
function
Probe 0
Probe 1
Probe 2
Probe 3
Probe 4
Probe 5
Probe 6
Probe 7
Alternative function
S
S
S
S
S
S
S
S
D,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
U,S
N1750w

Advertisement

Table of Contents
loading

Table of Contents