Table of Contents
Advertisement
7
3
M
K
7
3
L
E
O
n
l
i
n
e
M
a
n
u
a
l
FSB (Front Side Bus) Clock ............................................................................................... 95
2
C Bus ............................................................................................................................... 95
IEEE 1394 .......................................................................................................................... 96
Parity Bit............................................................................................................................. 96
PBSRAM (Pipelined Burst SRAM) ...................................................................................... 97
PC-100 DIMM..................................................................................................................... 97
PC-133 DIMM..................................................................................................................... 97
PCI (Peripheral Component Interface) Bus ........................................................................ 97
PDF Format ........................................................................................................................ 98
PnP (Plug and Play) ........................................................................................................... 98
POST (Power-On Self Test)................................................................................................ 98
RDRAM (Rambus DRAM) .................................................................................................. 99
RIMM (Rambus Inline Memory Module) ............................................................................. 99
SDRAM (Synchronous DRAM) ........................................................................................... 99
2
SIMM (Single In Line Memory Module)............................................................................. 100
7
Advertisement
Table of Contents
