Table of Contents
Advertisement
I
Example:
L
Data Valid - indicates the data valid line should be 0 V when
a data valid signal is present.
H Delay Flag - indicates the delay flag line should be
+
5 V
when a delaY flag signal is present.
NOTE 1: Logic signal levels are shown by the letters H or L
preceding the name of the line. The Hand L indicates the true state
(signal present). Voltage levels for the Hand L are:
INPUT
9's COMPLEMENT
Digit
1
2
4
8
1
2
4
8
0
L
L
L
L
H
L
L
H
1
H
L
L
L
L
L
L
H
2
L
H
L
L
H
H
H
L
3
H
H
L
L
L
H
H
L
4
L
L
H
L
H
L
H
L
5
H
L
H
L
L
L
H
L
6
L
H
H
L
H
H
L
L
7
H
H
H
L
L
H
L
L
8
L
L
L
H
H
L
L
L
9
H
L
L
H
L
L
L
L
NOTE 4: 9's Complement Circuitry:
+5V
OV
H
L
I
I
I
I
I
I
I
I
I
I
I
I
NOTE 2: In Remote Mode (A High, B Low) the input on pins 12
and 13 is inverted and applied to pin 8. The input on pin 3 is
inverted and applied to pin 6.
In Local Mode (A Low, B High) the input on pins 9 and 10 is
inverted and applied to pin 8. The input on pin 5 is inverted and
applied to pin 6.
Ve c
Ie
IB
2A
28
2C
2J
POSITIVE LOGIC
'Y',IAO'S"IC\+(IO'IE'IFI
2'r. (2A'28l
+
(2e.2D)
NOTE 5: On A221C1, input at pin 12 is hard wired low, and output
pins9,10,and 11 are not used (NtCI.
INPUT
DECIMAL OUTPUT
12
13
14
15
1
2
3
4
5
6
7
9
10
11
L
L
L
L
L
H
H
H
H
H
H
H
H
H
L
L
L
H
H
L
H
H
H
H
H
H
H
H
L
L
H
L
H
H
L
H
H
H
H
H
H
H
L
L
H
H
H
H
H
L
H
H
H
H
H
H
L
H
L
L
H
H
H
H
L
H
H
H
H
H
L
H
L
H
H
H
H
H
H
L
H
H
H
H
L
H
H
L
H
H
H
H
H
H
L
H
H
H
L
H
H
H
H
H
H
H
H
H
H
L
H
H
H
L
L
L
H
H
H
H
H
H
H
H
L
H
H
L
L
H
H
H
H
H
H
H
H
H
H
L
H
L
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
I
I
I
I
NOTE 3: BCD Low true logic, switch contact(s) to ground is true
state.
CODE
Digit
1
2 4
8
0
0 0
o
0
1
1 0
o
0
2
0 1
o
0
3
1 1
o
0
4
0 0 1 0
5
1 0
1 0
6
0 1 1 0
7
1 1 1 0
8
0 0
o
1
9
1 0 0 1
I
- Quick Links:
- Specifications
Hide quick links:
Advertisement
Table of Contents
