Pioneer XV-DVR9H Service Manual page 151

5
QQ
3 7 63 1515 0
RS5C372A (CONTROL ASSY : IC802)
• Real Time Clock IC
Block Diagram
Pin Function
No. Pin Name
TE
1 /INTRB
L 13942296513
2 SCL
3 SDA
4 VSS
5 /INTRA
6 OSCOUT
7 OSCIN
8 VDD
www
.
5
http://www.xiaoyu163.com
32kHz Output
Control
7
OSCIN
Driver
OSC
Correction
OSCOUT 6
OSC
Detect
/INTRA 5
/INTRB 1
I/O
Interruption output B
The output of 32.768kHz (in 32768Hz crystal use), cycled interrupt for CPU, or output alarm interrupt
O
(ALARM_B). This pin output 32.768kHz when activated power from 0V.
Nch open drain output.
Shift clock input
I Synchronize with this clock, and input and output data from a SDA terminal.
Exceed VDD, and can input to 6V.
Serial input and output
I/O Synchronize with SCL, and input and output writing data or readout data.
Exceed VDD, and can input to 6V. Nch open drain output in the output.
−
Ground pin
Interruption output A
O Cycled interrupt for CPU, or output alarm interruption (ALARM_A, ALARM_B).
This pin becomes an OFF state when activated power from 0V. N ch open drain output.
O Oscillation circuit output
I Oscillation circuit input
−
Positive supply input
x ao
y
i
http://www.xiaoyu163.com
6
8
Comparator_A
Comparator_B
Time Counter
DIV
(SEC, MIN, HOUR, WEEK, DAY, MONTH, YEAR)
Address Address
Decoder Resister
Interrupt Control Shift Resister
Function
Q Q
3 6 7 1 3
Connect a crystal resonator of 32.768kHz or 32.000kHz between OSCIN and
OSCOUT, and constitute oscillation circuit.
(component parts of oscillation circuit except crystal resonator have it built-in.)
u163
.
XV-DVR9H
6
7
2 9 9 4 2 8
Alarm_A Register
(WEEK, MIN, HOUR)
Alarm_B Register
8 VDD
(WEEK, MIN, HOUR)
4 VSS
SCL
2
I/O
Control
SDA
3
1 5 0 5 8 2 9 9 4
m
co
7
8
9 9
A
B
C
2 8 9 9
D
E
F
151
8