Diagrams; Block Diagram - Servo Section - Sony MDS-JB730 Service Manual

Minidisc deck
Table of Contents

Advertisement

6-1.
BLOCK DIAGRAM – SERVO Section –
HR901
OVER WRITE HEAD
48
OPTICAL PICK-UP
(KMS-260B/JIN)
I
I
1
J
RF AMP
J
2
F
B
C
B
I
J
D
A
A
A
4
B
5
I-V
C
E
AMP
6
D
DETECTOR
7
C
D
E
E
8
I-V
F
F
AMP
9
AUTOMATIC
ILCC
APC
LD/PD
POWER CONTROL
11
AMP
Q162, 163
PD
LD
LASER DIODE
LASER ON
PD
PD
SWITCH
10
Q101
FOCUS/TRACKING COIL DRIVE,
SPINDLE/SLED MOTOR DRIVE
IC152
16
PSB
SPFD
6
OUT4F
IN4R
3
M101
M M
SPRD
(SPINDLE)
8
OUT4R
IN4F
4
27
OUT2F
IN2F
29
M102
M
(SLED)
25
OUT2R
IN2R
30
2-AXIS
DEVICE
FCS+
21
OUT1F
IN1F
19
IN1R
23
OUT1R
18
FCS–
TRK+
12
OUT3F
IN3F
14
TRK–
10
15
OUT3R
IN3R
MOD
HF MODULE
05
SECTION 6

DIAGRAMS

DIGITAL SIGNAL PROCESSOR,
EFM/ACIRC ENCODER/DECODER,
SHOCK PROOF MEMORY CONTROLLER,
ATRAC ENCODER/DECODER
IC121 (1/2)
OVER WRITE
HEAD DRIVE
IC181, Q181, 182
SCTX
47
RF AMP,
FOCUS/TRACKING ERROR AMP
IC101
RFO
AGCI
RF AGC
RF
46
40
38
& EQ
EQ
WBL
B.P.F.
AUX
33
3T
PEAK
37
TEMP
PEAK &
BOTM
BOTTOM
36
WBL
AT
ADFM
ADIN
ADFG
B.P.F.
29
30
32
AMP
ABCD
ABCD
35
AMP
FE
FOCUS
34
ERROR AMP
TE
26
TRACKING
SE
ERROR AMP
28
COMMAND
SERIAL/PARALLEL
F0CNT
V-I
CONVERTER,
20
CONVERTER
DECODER
12
16
17
18
83
10
13
67 65 66 75 74 63 64
RECP
XRST
AUTOMATIC
POWER
CONTROL
SFDR
92
ANALOG MUX
SRDR
91
A/D CONVERTER
DIGITAL SERVO
SIGNAL
FROM CPU
FFDR
PROCESS
88
INTERFACE
FRDR
89
XLRF
80
AUTO
CKRF
81
SEQUENCER
DTRF
SWDT
82
TFDR
86
DIGITAL SERVO
TRDR
85
SIGNAL PROCESSOR
IC121 (2/2)
– 31 –
15
TX
EFMO
100
FILI
60
PCO
59
PLL
CLTV
62
FILO
61
ASYO
53
ASYI
54
COMPA-
RFI
RATOR
57
SUBCODE
ADIP
PROCESSOR
78
DEMODULATOR/
DECODER
CPU
INTERFACE
F0CNT
SPINDLE
79
SERVO
94 93
12 11
14
9
8
5 6 7
18
5
23
71 32
31
33 75
70
LDON
73
DIG-RST
67
WR-PWR
76
MOD
54 55
5
6
LOADING
MOTOR DRIVE
VZ
4
VOLTAGE SWITCH
IC471
2
10
M
XLAT
M103
SCLK
(LOADING)
HF MODULE
SWITCH
IC103, Q102 – 104
IC121 (1/2)
ADDT
25
DATAI
SAMPLING
22
RATE
XBCKI
CONVERTER
24
LRCKI
23
WAVE
SHAPER
IC601 (1/2)
DIN0
19
DIGITAL
DIN1
AUDIO
20
INTERFACE
DOUT
21
DADT
26
XBCK
28
LRCK
27
FS256
29
OSCI
16
CLOCK
OSCO
GENERATOR
17
D-RAM
IC124
INTERNAL BUS
MONITOR
CONTROL
1 2 3 4
XOE
43
16
XOE
XWE
47
3
XWE
SWDT
XRAS
46
4
XRAS
SCLK
XCAS
44
17
XCAS
78 72 74 66
SCTX
80
SYSTEM CONTROLLER
IC501 (1/2)
UNREG
LIMIT-IN
77
+12V
REFERENCE
REC-P
59
Q471, 472
56
LD-LOW
PACK-OUT
53
PB-P
60
REFLECT
69
PROTECT
68
(REFLECT/PROTECT DETECT)
HIGH REFELECT RATE/
LOW REFELECT RATE/
– 32 –
MDS-JB730
ADDT
A
(Page 33)
OPTICAL
DIGITAL
RECEIVER
OPTICAL IN
IC611
J631
DIGITAL
COAXIAL IN
OPTICAL
DIGITAL
TRANSCEIVER
OPTICAL OUT
IC661
(Page 33)
DADT, BCK, LRCK
B
1024FS
DIVIDER
C
IC123
(Page 33)
SWDT, SCLK
D
(Page 33)
SIGNAL PATH
: PLAY (ANALOG OUT)
: PLAY (DIGITAL OUT)
: REC (ANALOG IN)
: REC (DIGITAL IN)
S101
(LIMIT IN)
S601
(REC POSITION)
S602
(PACK OUT)
S604
(PLAY POSITION)
S102
WRITE PROTECT
UN-PROTECT

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents