Table of Contents
Advertisement
M
X
4
G
R
O
n
l
i
n
e
M
a
n
u
a
l
M
X
4
G
R
O
n
l
i
n
e
M
a
n
u
a
l
ATA/133 ........................................................................................................................................................................ 91
BIOS (Basic Input/Output System) ................................................................................................................................ 91
Bus Master IDE (DMA mode) ........................................................................................................................................ 92
CNR (Communication and Networking Riser)................................................................................................................ 92
CODEC (Coding and Decoding) .................................................................................................................................... 92
DDR (Double Data Rated) SDRAM ............................................................................................................................... 92
DIMM (Dual In Line Memory Module) ............................................................................................................................ 93
DMA (Direct Memory Access)........................................................................................................................................ 93
ECC (Error Checking and Correction) ........................................................................................................................... 93
EDO (Extended Data Output) Memory .......................................................................................................................... 93
EEPROM (Electronic Erasable Programmable ROM).................................................................................................... 94
EPROM (Erasable Programmable ROM) ...................................................................................................................... 94
EV6 Bus ........................................................................................................................................................................ 94
FCC DoC (Declaration of Conformity) ........................................................................................................................... 94
FC-PGA (Flip Chip-Pin Grid Array) ................................................................................................................................ 95
Flash ROM .................................................................................................................................................................... 95
FSB (Front Side Bus) Clock .......................................................................................................................................... 95
2
C Bus .......................................................................................................................................................................... 95
IEEE 1394 ..................................................................................................................................................................... 96
6
- Quick Links:
- Front Panel Connector
Hide quick links:
Advertisement
Table of Contents
