AOpen MX46-800N Online Manual page 90

Hide thumbs Also See for MX46-800N:
Table of Contents

Advertisement

M
X
4
6
-
8
0
0
N
/
M
M
X
4
6
-
8
0
0
N
/
M
also could be encrypted with pin code. With hopping rate of 1600 hops per second, it's difficult to be intercepted and are less
interrupted by electromagnetic wave.
C
N
R
(
C
o
m
m
u
n
i
c
a
t
i
o
n
a
n
d
C
N
R
(
C
o
m
m
u
n
i
c
a
t
i
o
n
a
n
d
The CNR specification provides the PC industry the opportunity to deliver a flexible and cost reduced method of implementing LAN,
home networking, DSL, USB, wireless, audio and modem subsystems widely used in today's "connected PCs". The CNR
specification is an open industry specification and is supported by OEMs, IHV card manufacturers, silicon supplier and Microsoft.
D
D
R
(
D
o
u
b
l
e
D
a
t
a
R
a
t
e
)
R
A
D
D
R
(
D
o
u
b
l
e
D
a
t
a
R
a
t
e
)
R
A
DDR RAM utilizes the existing
bandwidth available to systems in an easy to design and simple to adopt way. Based on FSB frequency, DDR RAM on the market
are DDR200, DDR266 and DDR333 with more coming around soon.
DDR200, transfer bandwidth up to 200x64/8=1600MB/s (PC1600)
DDR266, transfer bandwidth up to 266x64/8=2100MB/s (PC2100)
DDR333, transfer bandwidth up to 333x64/8=2700MB/s (PC2700)
DDR400, transfer bandwidth up to 400x64/8=3200MB/s (PC3200)
E
C
C
(
E
r
r
o
r
C
h
e
c
k
i
n
g
a
n
d
C
E
C
C
(
E
r
r
o
r
C
h
e
c
k
i
n
g
a
n
d
C
The ECC mode needs 8 ECC bits for 64-bit data. Each time memory is accessed; ECC bits are updated and checked by a special
algorithm. The ECC algorithm has the ability to detect double-bit error and automatically correct single-bit error while parity mode
X
4
6
-
8
0
0
L
X
4
6
-
8
0
0
L
N
e
t
w
o
r
k
i
n
g
R
i
s
e
r
)
N
e
t
w
o
r
k
i
n
g
R
i
s
e
r
)
M
M
SDRAM
(For ex, PC-100, PC-133) infrastructure and technology while doubling the nominal
o
r
r
e
c
t
i
o
n
)
o
r
r
e
c
t
i
o
n
)
90
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mx46-800l

Table of Contents