Acer Aspire 5741 Service Manual page 155

DXE Phase POST Code Table:
Functionality Name (Include\
PostCode.h)
DXE_TCGDXE
DXE_SB_SPI_INIT
DXE_CF9_RESET
DXE_SB_SERIAL_GPIO_INIT
DXE_SMMACCESS
DXE_NB_INIT
DXE_SIO_INIT
DXE_LEGACY_REGION
DXE_SB_INIT
DXE_IDENTIFY_FLASH_DEVICE
DXE_FTW_INIT
DXE_VARIABLE_INIT
DXE_VARIABLE_INIT_FAIL
DXE_MTC_INIT
DXE_CPU_INIT
DXE_MP_CPU_INIT
DXE_SMBUS_INIT
DXE_SMART_TIMER_INIT
DXE_PCRTC_INIT
DXE_SATA_INIT
DXE_SMM_CONTROLER_INIT
DXE_LEGACY_INTERRUPT
DXE_RELOCATE_SMBASE
DXE_FIRST_SMI
DXE_VTD_INIT
DXE_BEFORE_CSM16_INIT
DXE_AFTER_CSM16_INIT
DXE_LOAD_ACPI_TABLE
DXE_SB_DISPATCH
DXE_SB_IOTRAP_INIT
DXE_SUBCLASS_DRIVER
DXE_PPM_INIT
DXE_HECIDRV_INIT
NOTE: The color bar items indicate 3rd party related functions that are platorm dependent.
Chapter 4
Phase PostCode
DXE 40
DXE 41
DXE 42
DXE 43
DXE 44
DXE 45
DXE 46
DXE 47
DXE 48
DXE 49
DXE 4A
DXE 4B
DXE 4C
DXE 4D
DXE 4E
DXE 4F
DXE 50
DXE 51
DXE 52
DXE 53
DXE 54
DXE 55
DXE 56
DXE 57
DXE 58
DXE 59
DXE 5A
DXE 5B
DXE 5C
DXE 5D
DXE 5E
DXE 5F
DXE 60
Description
TPM initial in DXE
South bridge SPI initialization
Setup Reset service
South bridge Serial GPIO
initialization
Setup SMM ACCE SS service
North bridge Middle initialization
Super I/O DXE initialization
Setup Legacy Region service
South Bridge Middle initialization
Identify Flash device
Fault Tolerant Write verification
Variable Service initialization
Fail to initial Variable Service
MTC Initial
CPU Middle Initialization
Multi-processor
MiddleInitialization
SMBUS Driver Initialization
8259 Initialization
RTC Initialization
SATA Controller earlyInitialization
Setup SMM Control service
Setup Legacy Interrupt service
Relocate SMM BASE
SMI test
VTD Initial
Legacy BIOS Initialization
Legacy interrupt function
Initialization
ACPI Table Initialization
Setup SB SMM Dispatcher
service
Setup SB IOTRAP Service
Build AMT Table
PPM Initialization
HECIDRV Initialization
145