Philips VR6491 Service Manual page 19

2
JMINANCE BLOCK DIAGRAM
TO IDE-1 'tan
ve © De
To 1104 ¥
V-REC
qa MAIN SIGNAL PATH IN PB
oS
MAIN SIGNAL PATH IN REC
TO IDE-4
cin EAD G)— |
TO 10E-2
io) ©
IC31
BAT25SBS
FL3t
—>
tH
132 DELAY
LCB991
1H DELAY
750M = [CLAN] [NL-ENPH | -{ MAIN EMPH } +t
"T oRIVER
==
PUR PAA oe nD
608_ | _—<—- §
0302
TO THAd {J3H3]
WAIN > @ PEC-Y
LPF | LPF. OE-EN S
PHASISS ®
|
c=
i
— 10 Wee
—=
—
<t—(x) pe-c-2
(1) ve