Table of Contents
Advertisement
CDP-502ES/620ES |
RF
PLL
Adjustment
Procedure:
VTVM (DC range)
main board
we
————
rr,
TP vcO a
ee
TP GND
O-
:
frequency counter
main board
. Turn POWER switch ON. (stop mode).
. Keep disc table opened.
3. Put set into adjustment mode.
(See page 37)
. Connect VTVM to main board test points TP VCO
and TP GND.
. Adjust
main
board
RV601
so
that
reading on
VTVM is OV + 50 mV.
. Connect the frequency counter to main board test
points TP PLCK and TP GND."
. Adjust
main
board
T701
so
that
reading
on
. frequency counter is 4.2818 MHz + 10 KHz.
. Reconnect
lead
wires
connected
in adjustment
mode.
9. Put disc (YEDS-1) in and press
> PLAY button.
. Confirm
that
reading
on
frequency
counter
is
4.3218 MHz.
Adjustment Location:
main board.
RV601
T70t
TP PLCK
CLV Phase Lock Check
Perform this check when replacing BU-1 (base unit)
and press pully in chucking arm section.)
Procedure:
oscilloscope'
(DC range)
main board
—
TP MDP o————_o +
TP GNDo——o-
. Put disc (YEDS-1) in.
. Connect oscilloscope to main board test points TP
MDP and TP GND.
3. Press
> PLAY button in TRACK
1 mode.
. Confirm
that
the waveform
is as shown
in the
figure below.
5uS;
10 nS
Adjustment Location:
main board.
Advertisement
Table of Contents
