Table of Contents
Advertisement
HD6417096: SH3 (CPU / U1)
N o
Pin Name
I n / O u t
1
SCK1
2
CTS1
3
RTS1
4
TESTMD
5
Port7
8
Port6
9
Port5
10
Port4
11
Port3
12
Port2
13
Port1
14
Port0
15
D15
16
D14
21
D13
22
D12
23
D11
24
D10
25
D9
26
D8
27
D7
28
D6
29
D5
32
D4
33
D3
34
D2
35
D1
36
D0
37
A0
38
A1
39
A2
40
A3
43
A4
44
A5
45
A6
46
A7
47
A8
48
A9
51
A10
52
A11
53
A12
56
A13
57
A14
58
A15
61
A16
62
A17
63
A18
64
A19
65
A20
66
A21
67
A22
70
A23
71
A24
72
A25
74
CAP1
77
ONENB
79
EXTAL
80
XTAL
81
PULLUPB
O
Serial port 1 clock
O
Serial port 1 transmission permission
I
Serial port 1 transmission request
I
Test mode control.GND
I/O
ON/OF contorol for EL (H=EL ON)
I/O
RTS(Request To Send) signal for RS232C
O
CTS(Clear To Send) signal for RS232C
I/O
Audio mute signal
I/O
EPDO signal for PCMCIA
I/O
EPSK signal for PCMCIA
I/O
EPCS signal for PCMCIA
I
Low battery warning signal for Alkaline
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Data bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
I/O
Address bus
O
Capacitor connecting terminal for PLL
I
ON circuit enable
I
Oscillator in (10 MHz)
O
Oscillator out (10 MHz)
I
Pullup control
— 27 —
Function
To/From
SYSTEM LSI
U6(RS232C)
U6(RS232C)
Q831(EL block)
U6(RS232C)
U6(RS232C)
U6(RS232C)
PCMCIA Card
PCMCIA Card
PCMCIA Card
U17(Detector)
SYSTEM LSI
Y2
Y2
Hide quick links:
Advertisement
Table of Contents
