Sony KDL-32U2520 Service Manual page 103

A B C D E F
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
A B C D E F
G H I J K L M
BDTR-2.SE1
NAND FLASH
3.3V_MAIN
FB5680
C5682
XX
C5680 XX
XX
BDTR-2
2 A / 9
NOTE PIN 6 IS NOT GND ON SAMSUNG
NAND FLASH, ONLY TOSHIBA
NAND_RBB JL5680
JL5681 C5681 XX
FOEB
JL5682
FCSB0
XX
R5740
NAND_CLE
JL5683
NAND_ALE JL5684
JL5685
FWEB
XX
JL5686
R5742
nMASTER_RESET
XX
R5743
NAND_WPB
XX
R5741
NAND_ALE,NAND_CLE,NAND_RBB
RDATA[0-15]
STRAP PINS
RDATA[0] = 1
RDATA[2:1] = 10 = MRGMODE1-0 = Full merge & All bytes
RDATA[3] = -- = RESERVED
RDATA[5:4] = 11 = VRCLKSEL1-0 = 201MHz
RDATA[8:6] = 101 = MCLKSEL2-0 = 187MHz
RDATA[9] = 1
RDATA[10] = 1
RDATA[11] = 1
RDATA[13:12] = 11 = BOOTSEL1-0 = Nand, then Memory Stick
RDATA[15:14] = 00 = BOOT_NAND_SEL1-0 = <256mbit
RADD[25] = 1 = EJTAG_MODE = EJTAG
RADD[24] = 0
RADD[23] = 1
RADD[22] = 1
RADD[21:20] = 00 = PCI_SIZE1-0 = 32Mbyte
RADD[19] = 0
RDATA[15] BOOT_NAND_SEL_1
RDATA[14] BOOT_NAND_SEL_0
RDATA[13] BOOTSEL1
RDATA[12] BOOTSEL0
MINIBOOT
RDATA[11]
RDATA[10] BWSEL
RDATA[9] ROMBEND
RDATA[8] MCLKSEL2
RDATA[7] MCLKSEL1
RDATA[6] MCLKSEL0
RDATA[5] VRCLKSEL1
RDATA[4] VRCLKSEL0
RDATA[3] RESERVED
RDATA[2] MRGMODE1
RDATA[1] MRGMODE0
RDATA[0] ENDIAN
RADD[25] EJTAG_MODE
RADD[24] DINT_EN
RADD[23] DSYSELB
RADD[22] PCIMODE
RADD[21] PCI_SIZE1
RADD[20] PCI_SIZE0
RADD[19] NANDCS
R5688
XX
RADD[19-25]
BDTR-2.SE1
G H I J K L M
All manuals and user guides at all-guides.com
N
O P Q R S
C5683 XX
C5684 XX
DQ[0-15]
XX
IC5680
NC NC
NC NC
XX
NC NC RB5680
DQ[0]
DQ[1]
NC NC
JL5687 RDATA[7] DQ[2]
NC
IO/8
DQ[3]
JL5688 RDATA[6]
NC IO/7
JL5689 RDATA[5]
XX
RB IO/6 RB5681
DQ[4]
JL5690 RDATA[4]
FOE IO/5 DQ[5]
DQ[6]
CE NC
DQ[7]
NC NC
LEAVE N.C. SO NOT USED
NC LOCKPRE
VCC VCC DQS0 R5729 XX
VSS VSS
NC NC
XX
RB5682
DQM0
NC NC
DWEB
CLE NC DCASB
JL5691 RDATA[3] DRASB
ALE IO/4
XX
JL5692 RDATA[2]
RB5683
DCSB
WE IO/3
JL5693 RDATA[1] DBA0
WP I/O2
DBA1
JL5694 RDATA[0]
NC I/O1 DADD[10]
DADD[0]
NC NC
DADD[1]
DADD[2]
NC NC
DADD[3]
NC NC
XX
RB5684
NC NC
DADD[0-12]
DBA0,DBA1,DCASB,DCKE,DCLKB,DCLK_DDR,DCSB,DQM0,DQM1,DQS0,DQS1,DRASB,DVREF,DWEB
= ENDIAN = Big Endian
= ROMBEND = Big Endian
= BWSEL = 8bit
= MINIBOOT = use miniboot
= DINT_EN = disable
= DSYSELB = main only
= PCIMODE = host
= NANDCS = CS0
PLEASE PLACE COMPONENTS IN
THIS BOX IN SAME AREA ON PWB
27MHZ CLOCK
3.3V_MAIN
FB5681
XX
C5685
XX
C5686
3.3V_MAIN
JL5708 TP5700
JL5709 TP5701
BDTR-2
2 B / 9
N
O P Q R S
- 1 -
T U V W X Y
+2V5D_DDR
PLACE THESE CAPACITORS CLOSE TO IC PINS.
C5693 C5695 C5698 C5699 C5700 C5701
XX
C5601 XX XX XX XX XX XX
DDR SDRAM
XX
IC5681
VDD VSS
XX
DQ0 DQ15 RB5687
DQ[15]
VDDQ VSSQ
DQ[14]
DQ1 DQ14
DQ[13]
DQ2 DQ13
DQ[12]
VSSQ VDDQ
DQ12
DQ3
XX
DQ4 DQ11 RB5688
DQ[11]
VDDQ VSSQ
DQ[10]
DQ5 DQ10
DQ[9]
DQ6 DQ9
DQ[8]
VSSQ VDDQ
DQ7 DQ8
NC NC JL5698 JL5700 JL5702 JL5704 JL5706
VDDQ VSSQ
R5734 XX DQS1
LDQS UDQS
JL5699 JL5701 JL5703 JL5705 JL5707
NC NC
DVREF
VDD VREF
NC VSS
R5737 XX DQM1
LDM UDM
DCLKB
R5735 XX
WE CLK
R5736 XX DCLK_DDR
CAS CLK
DCKE
R5738 XX
RAS CKE
XX
CS NC
RB5685
DADD[12]
NC A12
DADD[11]
BS0 A11
DADD[9]
BS1 A9
DADD[8]
A10 A8
DADD[7]
A0 A7
DADD[6]
A1 A6
DADD[5]
A2 A5
DADD[4]
A4
A3
XX
VDD VSS
RB5686
PLACE THESE CLOSE TO PIN 49 OF IC
LAYOUT NOTE:-
REMOVE GND PLANE AROUND IC3201 AND X3200
AND ALSO FROM UNDERNEATH X3200 AND IC3201
INCLUDING TRACKS FROM XTAL TO IC.
C5689
XX C5691
XX XX
JL5696
JL5697
CLK27M
C5694
C5687 R5733
XX XX
XX
8 7 6 5
X5680
XX
1 2 3 4
R5739
XX
JL5695
PWMOUT
C5696
XX
C5688
XX
COMPONENTS MARKED AS XX REFER TO PARTS LIST, WILL ONLY BE LISTED IF FITTED
T U V W X Y
~ BDTR-2 Board Schematic Diagram [ Main Microcontroller, Panel Driving, Audio & Video Processor ] Page 2/9 ~
Z AA BB CC DD EE FF
Z AA BB CC DD EE FF
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22