Table of Contents
Advertisement
RX-V559/HTR-5950/DSP-AX559
■ IC DATA
IC2
: M30625MHP-A98GP (DSP P.C.B.)
Microprocessor
P1_0/D8
P0_7/AN0_7/D7
P0_6/AN0_6/D6
P0_5/AN0_5/D5
P0_4/AN0_4/D4
P0_3/AN0_3/D3
P0_2/AN0_2/D2
P0_1/AN0_1/D1
P0_0/AN0_0/D0
P10_7/AN7_KI3
P10_6/AN6_KI2
P10_5/AN5_KI1
P10_4/AN4_KI0
P10_3/AN3
P10_2/AN2
P10_1/AN1
P10_0/AN0
NOTES:
1. P7_0 and P7_1 are N channel open-drain output pins.
2. Use the M16C/62PT on VCC1=VCC2.
Port P0
Internal peripheral functions
Port P11
NOTES:
1. ROM size depends on microcomputer type.
2. RAM size depends on microcomputer type.
3. Ports P11 to P14 exist only in 128-pin version.
4. Use M16C/62PT on VCC1=VCC2.
48
103
104
105
106
107
108
109
110
111
P11_7
112
P11_6
113
P11_5
114
M16C/62P Group (M16C/62P)
P11_4
115
P11_3
116
P11_2
117
P11_1
118
P11_0
119
120
121
122
123
124
125
126
AVSS
127
128
8
8
8
Port P1
Port P2
Port P3
<VCC2 ports> (4)
D/A converter
(10 bit x 8 channels
Timer (16 bit)
Expandable up to 26 channels)
Output (timer A): 5
UART or
Input (timer B): 6
clock synchronous serial I/O
(8 bit x 8 channels)
Three-phase motor
control circuit
Watchdog timer
(Polynomial: X
M16C/60 series 16-bit CPU core
R0H
R0L
Watchdog timer
R1H
R1L
(15 bits)
R2
R3
DMAC
A0
(2 channels)
A1
FB
D/A converter
(8 bit x 2 channels)
<VCC1 ports> (4)
<VCC2 ports> (4)
Port P14
Port P12
(3)
(3)
(3)
8
2
8
8
8
8
Port P4
Port P5
Port P6
<VCC1 ports> (4)
Watchdog timer
(15 bits)
XIN-XOUT
XCIN-XCOUT
PLL frequency synthesizer
On-chip oscillator
Clock synchronous serial I/O
16
12
5
+X
+X
+1)
(8 bit x 2 channels)
Memory
SB
ROM
USP
ISP
RAM
(2)
INTB
PC
FLG
Multiplier
Port P13
(3)
8
64
P12_5
63
P12_6
62
P12_7
61
P5_0/WRL/WR
60
P5_1/WRH/BHE
59
P5_2/RD
58
P5_3/BCLK
57
P13_0
56
P13_1
55
P13_2
54
P13_3
53
P5_4/HLDA
52
P5_5/HOLD
51
P5_6/ALE
50
P5_7/RDY/CLKOUT
49
P13_4
48
P13_5
47
P13_6
46
P13_7
45
P6_0/CTS0/RTS0
44
P6_1/CLK0
43
P6_2/RXD0/SCL0
42
P6_3/TXD0/SDA0
41
P6_4/CTS1/RTS1/CTS0/CLKS1
40
P6_5/CLK1
39
VSS
8
(1)
Advertisement
Table of Contents
