Table of Contents
Advertisement
SCHEMATIC DIAGRAM - 5
I
MAIN CIRCUIT
R2121
3.3k
C2121
3300p
J
CE
1
D1
2
CLK
3
D0
4
GND
5
TO TUNER PACK
J3CCBB000009
L-OUT
6
VCC
7
R-OUT
8
W664
VSM
9
C2678
0
0.01u
FM DET/RDS
10
CN3061
W599
K
0
R2131
3.3k
W612
0
R2132
3.3k
W638
0
C2985
22
CD_GND
1
1000P
R2232
L
2
3.3k
A_GND
3
R
4
R2231
CD_GND
5
3.3k
C2986
ST_IN
6
1000P
L
ST_CLK
7
ST_REQ
8
L2901
TO
CD_3.3V
9
G0C101JA0052
CD SERVO
CD_GND
10
CIRCUIT
11
LD_SW
(CN7002)
12
TX
L2902
IN SCHEMATIC
+7.5V
13
DIAGRAM-1
G0C101JA0052
U_GND
14
MCLK
15
MDATA
16
17
MLD
18
BLKCK
STAT
19
/RST
20
M
W613
0
/REST_SW
21
1
LOADING
22
CN2801
N
R2142
R2242
3.3k
3.3k
IC3400
O
C0ABBB000230
DUAL OP-AMP
R3429
5.6k
P
1
2
3
: +B SIGNAL LINE
: FM/AM SIGNAL LINE
: CD SIGNAL LINE
W658
0
CE
D1
TO MAIN SECTION (1/4)
R2673
47k
PLL_CLK
A_GND
R2676
D0
W629
10k
0
Q3601
2SC3940A0A
SWITCH
T_GND
Q3601
+15V
C2675
100p
CD_RESET
CLOSE_SW
OPEN_SW
CHG_CW
C2676
D2603
16V220
B0BC9R000008
CHG_CCW
ST_SW
A_GND
PLAY_SW
CHG_PLR[88]
W620
0
V_JOG_A
CD_3.3V
W603
0
D_PORT_PCONT
KEY3
KEY2
D3101
KEY1
B0EAKM000117
CD8.5V
DECK_AD1
U_GND
MCLK
DECK_AD2
MDATA
VREF+
MLD
VCC
+3.3V
W608
0
R2921
R2848
4.7k
BLKCK
10K
W639
0
C2006
STATUS
R2849
1000P
820
R2927
R2922
CD
A_GND
1K
10k
_RESET
W679
RESTSW
0
A_GND
IC4000
R2151
0
PA_IN_L
PA_IN_R
R2251
0
W614
1
2
3
0
SYS6V
R3435
3.3K
+9V
U_GND
A_GND
L4000
D0GB000J008
VREF+
R3427
C3406
C3405
R3423
2.7k
1
33p
6.8k
W663
0
C3404
R3421
C3400
C3407
R3426
R3425
100p
6.8K
10
DPORT_AUDIO_R
0.01
2.7k
10k
8
7
6
5
C3471
10
W616
C3410
0
IC3400
DPORT_GND
16V100
R3424
W625
C3402
10k
0
10
1
2
3
4
DPORT_AUDIO_L
W637
C3413R3430
0
C3401
0.01 2.7k
R3432
C3415
10
R3422
R3431
6.8k
W655
10K
100p
2.7K
0
C3416
R3433
33p
W624
6.8k
0
R3434
10K
C3414
1
C3417
100p
A_GND
R3460
10K
R3461
C3470
10K
16V100
4
5
6
: MAIN SIGNAL LINE
: IPOD SIGNAL LINE
R2826
47k
R2827
47k
R2828
47k
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65 64
63
62
61
R2833
100
81
R2834
100
82
R2835
100
83
R2836
100
84
CW
R2837
100
85
CCW
R2838
100
[81] CD_RST
86
ST_SW
[82] CLOSE_SW
R2839
100
87
PLAY_SW
[83] OPEN_SW
R2840
100
PLUNGER
88
REG
IC2801
89
C2CBYY000424
90
VOL_JOG
91
D-PORT_PCONT
MICROPROCESSOR
R2841
100
KEY3
[97] DECK_AD2
92
R2842
100
[98] Vref
KEY2
93
[99] Avcc
R2843
100
94
KEY1
[31] I_POD_TXD
[100] DEMO_SET
W633
0
[32] I_POD_RXD
95
DECK AD1
C2954
[33] CLK
96
AVSS
560P
97
98
C2953
99
560P
100
W647
1
2
3 4
5
6
7
8
9
10
11
12
13
14 15
16
17
18 19
20 21
0
R2847
W610
W598
100k
0
0
IC4000
C2821
W607
C0DBZGC00067
0
W635
100p
3.3V REGULATOR
0
4
5
R2812
100K
C4001
0.022
7
8
9
71
D2811
B0ADCJ000020
R2894
W617
47k
0
2
3
1
D2813
W645
B0ACCK000005
0
IC2871
E-EPROM IC
R3303
(NOT SUPPLIED)
1
100k
NC
NC
8
2
VCC
GND
7
EE_CS
3
6
C2872
0.022u
4
EE_CLK
EE_DAT
5
C2956
100P
R2873
22k
60 59
58
57
56
55
54
53
52
51
W644
0
50
W634
W657
W636
W662
W659
49
0
0
0
0
0
48
DCDET
PCONT/EFP/CS
46
XM_ANT_REV
45
XM_DAC_RESET
44
EE_DAT
43
[50] STANDBY
[49] XM_PCONT
EE_CLK
42
[48] XM_RST
EE_CS/EFP/EPM
41
MUTE_A
40
MUTE_DA
39
XM_LINKACTIVE
XM LINKACTIVE
38
37
XM_I2S_RATE
36
XM_RX_IN
35
XM_TX_OUT
XM_MUTE(BUSY)
34
XM_MUTE(BUSY)
W643
33
0
32
31
22 23
24 25
26
27
28
29
30
R3211
100
W609
W642
0
0
R3212
100
W601
W632
0
0
1/4
2/4
3/4
4/4
10
11
12
SA-AK450P / SA-AK450PC
+5V
+3.3V
TO MAIN SECTION (4/4)
+15V
IDCDET
IC2871
U_GND
STANDBY
IDCDET
PCONT
MUTE_A
MUTE_D_AMP
XM_I2S
XM_RXD
XM_TXD
CLK
I_POD_RXD
C10
C11
C12
C13
C14
C15
C16
C17
SA-AK450P/PC
MAIN CIRCUIT
13
14
Advertisement
Table of Contents
