Panasonic TH-50PV30E Service Manual page 47

Table of Contents

Advertisement

Q9001
INV.
4
NG
3
CLKC
6
DCKC
1
7
R/G/B
77
23
24
7
8
9
206
205
16
147 RESET
20
21
SMM
CABLE_DET
Q9710
IC9706
RESET
RESET
IC9702
EEPROM
SDA
SCL
89
IC9151
FORMAT CONVERTER(I/P)
CTI/TINT
COLOR
RGB
8BIT
FORMAT
CONTRAST
CONVERTER
ADC
/Y Pb Pr
WB-Adj
(I/P
110M
OSD
CONVERTER)
St-r
SDRAM I/F
F.CLP
HD
OCK PLL
VD
DIGITAL C
CLK
OSD
29
74
27
185
75
OSD
SERIAL
DATA
RESET
106
DCKC
HDS I/O
NRST
147
VDS I/O
CLK
182
IC9605
HD
VD
178
VD
179
HD
SYNC PROCESSOR
CLP
OSD
(1/2)
HS C1
132
SDA I/O
VS C1
133
SCL I/O
18
MCVD
17
MCHD
MCDATA
OSD IN0
MC CLK
FPGA-LD
OSD IN7
61
SOUND MUTE
Q9707
100
AD1
68
A/D SEL.
75
IIC CONT
85
MC CLK
5V<->3.3V
104 FPGA-LD
Q9706
MCDATA
IC9701
SW
86
MCCLK
MICRO PROCESSOR
87
SCL3
SCL3
88
SDA3
SDA3
89
SCL2
SCL2
90
SDA2
SDA2
70
SCL1
SCL1
71
SDA1
SDA1
A01
5
6
IC9001
AVR 3.3V
P5V
5
4
3.3V
IC9153
PLL 3.3V
PLL
UNREG 14V
1
3
3.3V
B0-B7,G0-G7,R0-R7
LEFT(MASTER)RGB 8bit
IC9155
64M SDRAM
IC9154
IC9157
3.3V->5V
PLL M
(100MHz)
IC9014
5V->3.3V
B0-B7,G0-G7,R0-R7
RIGHT(SLAVE)RGB 8bit
SDA2
SDA2(3.3V)
SCL2(3.3V)
SCL2
IC9606
4
RESET
50MHz
SDA2(3.3V)
SCL2(3.3V)
IC9703
15
17
3.3V->5V
IC9602
5V->3.3V
NH IN
113
NV IN
111
CATS EYE
99
A0
IC9704
A8
VRAM(1Mbit)
D00
D15
RAS
CAS
CE
WE
OE
IC9705
OSC IN
9
X9701
FLASH MEMORY
24.5MHz
OSC OUT
10
(8M ROM)
OSC IN
38
X9703
20MHz
39
OSC OUT
A19
IC9006
IC9007
AVR 3.3V
AVR 3.3V
P5V
5
4
3.3V
P5V
5
4
IC9152
IC9302
AVR 3.3V
AVR 3.3V
5
4
3.3V
P5V
5
4
P5V
IC9303
IC9301
PLL
PLL
SYNTHESIZER
SYNTHESIZER
50MHz
6
CLK2
5
CLK1
XIN
1
6
X OUT
OSC
IN
4
X9302
20MHz
3
5
TH-50PV30E
D-Board Block Diagram
3.3V
3.3V
1
CLK
2
50MHz
60MHz
CLKD
7
65MHz
CLKE
8
OSC
OUT
5
3
NRST
4
IIC_CONT
5
CATS_EYE
6
RESET
7
SMM
8
CABLE_DET
9
HD,VD
10

Advertisement

Table of Contents
loading

Table of Contents