Hardware Specification And Configuration - Acer Ferrari 1000 Service Manual

Hide thumbs Also See for Ferrari 1000:
Table of Contents

Advertisement

Hardware Specification and Configuration

Processor
Item
Type
Feature
Power
System Main Chipset
Item
Core logic
System clock
BIOS ROM
KBC
PCMCIA & IEEE 1394 &
Memory card reader
Super I/O
IR
Audio Codec & Amplifier
LAN
North Bridge
Item
Chipset
Package
Feature
Power
Chapter 1
TM
AMD Turion
64 X2 dual-core TL-50/TL-52/TL-56/TL-60 processor
• AMD 638-pin Lidless Micro PGA package
• 64-bit integer registers, 48-bit virtual addresses, 40-bit physical addresses
• Eight new 64-bit integer registers (16 total)
• Eight new 64-bit SSE registers (16 total)
• Multiple low power states
• System Management Mode (SMM)
• ACPI compliant, including support for processor performance states
TM
• AMD PowerNow!
technology is designed to dynamically switch
between multiple low power states based on application performance
requirements
ATi RS485M + ATi SB460
ICS ICS951462
SST 39VF080
NSPC97551
PCI7412ZHK
NSPC87383
Vishay TFU6102F
Realtek ALC883D Azalia Codec and Amplifier Maxim
MAX4411
Broadcom 5788M
ATi RS485M
465-pin FCBGA package, 21mm x 21mm
• 200/400/800/1000MHz HyperTransport interface support
• One x 16 graphics interface used by another device
• Highly-optimized 128-bit engine, capable of processing multiple pixels
per clock
• Integrated dual 24-bit LVDS interface
• 595Mbps/channel with 85MHz pixel clock rate
• External displays (e.g., flat panel, CRT or TV) via a DVO port support
• ACPI states S1, S3, S4 and S5 fully supported
1.8V core, 3.3V, 5V CMOS I/O
Specification
Specification
Specification
45

Advertisement

Table of Contents
loading

Table of Contents