Table of Contents
Advertisement
Solid State Audio
BLOCK DIAGRAM
ROM
32kB
SRAM
64kB
A12,A17,C9,E18,
D16,D18,A14,
B14,A13,B13,
(Multi Purpose
A1,A2,B2,A3,
Memory Control)
A4,B4,A5,B5.
Fiash-Memory Control
Data,Command and
Address I/O
V15
Flash
U5,T6,U6,T7,
ADC10B
U7,V10,U10
AUDIO SS
U3,V3,T3,U2,
V1,V2,T1,T4,
MIC/
ADC
U1,R3,T2.
IC3
(AHB=Advanced High-Performance Bus)
ROMI
RAMI
AHB and
VPB Bridge
MPMC
FLASH
Interface
10-bits ADC
interface
M
DEC
U
X
C2HBZG000008
Micro Processor Unit
(MPU)
Multi-Layer AHB
AHB and
VPB Bridge
(ASYNC)
(ASYNC)
AHB and
AHB and
VPB Bridge
MEM Bridge
(ASYNC)
(ASYNC)
INTC
MEM CNTR
Digital
Audio
Codec
SAI
SRC
SAO
C2HBZG000008
AHB and
VPB Bridge
(SYNC)
LCD
Interface
USB 2.0 FS ATX
Interface
Master/Slave
IIC Interface
M
DAC
INT
U
HP
X
G2,F2,E3,E2,
D3,D1,D2,C3,
C1,C2,B3,F3.
T15,U17,T17,
U14,P16,R17,
R16,T16,U15,
U16,U18,V18
H16,J17
M3,M2,L1,L2,
M1,P3,N3,N2,
N1,R1,R2,P2,
P1.
Advertisement
Table of Contents
Troubleshooting
