Philips 32PFL5007D/30 Service Manual page 40

Table of Contents

Advertisement

EN 40
8.
TPM9.5A LA
Pinning Information
MT5325HLHJ
17
18
19
AO2P
AOCKP
AO3P
AO2N
AOCKN
AO3N
AE2N
AE3N
AE2P
AE3P
AECKN
AECKP
AVDD3
AVSS12
3_LVDS
_VB1A
A
AVSS33
DVSS
_LVDSA
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
VCCK
DVSS
VCCK
VCCK
VCCK
VCCK
AVSS12
AVSS33
_RGB
_VDAC
ADIN2_
ADIN3_
ADIN5_
SRV
SRV
SRV
ADIN0_
AVDD1
SRV
2_PLL
ADIN4_
SRV
COM1
PR1P
AVDD1
PB1P
PR0P
2_RGB
SOY0
COM0
Y0P
PB0P
17
18
19
2012-Nov-30
IC Data Sheets
20
21
22
23
TXPA_E
TXP0_ V
TXP1_ V
AO4P
PI
B1
B1
TXNA_E
TXN0_V
TXN1_V
AO4N
PI
B1
B1
HTPDN
BO0N
LOCKN
AVDD1
AE4N
AE4P
BO1N
2_VPLL
AVDD3
AVSS12
REXT_V
AVDD1
3_LVDS
_VPLL
B1
2_VB1A
B
VCC3IO
VCC3IO
AVSS33
VCC3IO
VCC3IO
_LVDSB
DVSS
VCCK
DVSS
VCCK
DVSS
DVSS
VCCK
VCCK
DVSS
DVSS
VCCK
AVSS33
DVSS
DVSS
_LD
AVSS33
AVSS12
DVSS
DVSS
_REC
_COM
AVSS33
VCCK
VCCK
_DAC1
AVSS33
DVSS
DVSS
_DAC
AVSS33
DVSS
DVSS
_AADC
AVSS12
AVSS33
_PLL
_CVBS
AVSS33
AVDD3
MPXP
_DEMO
3_IFPG
D
A
AVSS33
MPXN
_XTAL
AVDD3
AVDD3
3_VDAC
3_CVBS
VDAC_
BYPASS
BYPASS
CVBS1P
OUT1
1
0
VDAC_
CVBS_C
SC0
CVBS2P
OUT2
OM
FS_VDA
SC1
C
SY0
SY1
20
21
22
23
Figure 8-5 Pin configuration [2/4]
24
25
26
27
TXP2_ V
TXP3_ V
TXPB_E
BE0P
B1
B1
PI
TXN2_V
TXN3_V
TXNB_E
BE0N
B1
B1
PI
BO2N
BO0P
BO2P
BO1P
BOCKP
BOCKN
AVSS12
AVDD1
_VB1B
2_VB1B
DVSS
VCC3IO
DVSS
CI_TSV
AL
AOSDA
ALIN
TA0
AOSD A
TA4
OPWM0
OPWM2
AVDD3
3_COM
D VSS
GPIO7
D VSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
DVSS
AVSS12
VMID_
_DEMO
DVSS
AADC
D
AVDD3
AIN4_R
3_DEM
LOUTN
LOUTP
_AADC
OD
AVDD1
AVDD3
AIN1_L
CVBS0P
2_DEM
3_XTAL
_AADC
OD
_STB
ADCIN
AIN3_L
N_DEM
XTALO
_AADC
OD
ADCINP
AIN4_L
_DEMO
XTALI
_AADC
D
24
25
26
27
back to
div. table
28
29
30
31
BE1P
BE2P
BECKP
BE1N
BE2N
BECKN
BO3N
GPIO21
GPIO19
LDM_D
BO3P
GPIO20
GPIO18
O
LDM_C
BO4N
BO4P
GPIO15
GPIO17
LK
FSRC_
DVSS
LDM_DI
SOE
WR
VGH_O
GCLK6
DD
VGH_E
G CLK3
VEN
GCLK4
GCLK5
GPIO13
FLK
GPIO14
GPIO12
SD_D2
DPM
SD_D1
SD_CM
GPIO9
GPIO10
GPIO11
SD_CLK
D
SPI_C L
SPI_C L
SPI_C L
CI_INT
E
K1
K
PVR_T S
PVR_TS
PVR_TS
DVSS
SYNC
CLK
DATA0
PVR_TS
CI_TSD
VAL
ATA0
DEMOD
CI_TSS
CI_TSC
DEMOD
_TSDAT
YNC
LK
_RST
A0
DEMOD
AOSDA
DEMOD
TUNER
_TSSYN
TA1
_TSVAL
_DATA
C
RF_AGC
IF_AGC
AOSD A
AOSD A
AOLRC
AOBCK
TA3
TA2
K
PHYLED
OSDA0
OSCL0
ASPDIF
1
PHYLED
OSDA1
OSCL1
0
AVDD3
AVDD3
U1TX
U1RX
3_REC
3_LD
AVDD1
GPIO8
TXVN_1
2_COM
AVDD1
TXVN_0
2_REC
AVSS12
AVDD3
DVSS
TANA_0
_REC
3_DAC1
AVSS33
AR2_A
AL2_AD
AR1_A
_COM
DAC
AC
DAC
AL3_AD
DVSS
DVSS
AC
AVDD3
AVDD3
AR3_A
AL0_AD
3_AAD
3_DAC
DAC
AC
C
AIN3_R
AIN1_R
DVSS
DVSS
_AADC
_AADC
AIN5_L
AIN2_L
AIN5_R
_AADC
_AADC
_AADC
AIN6_L
AIN0_L
AIN6_R
_AADC
_AADC
_AADC
28
29
30
31
32
RT
BE3P
BE4P
A
B
BE3N
BE4N
C
GPIO23
GPIO22
D
GPIO16
LDM_C
E
S
LDM_V
F
SYNC
G
POL
H
J
VST
K
GCLK1
L
SD_D3
GCLK2
M
N
SD_D0
SPI_DA
P
TA
PVR_TS
R
DATA1
T
DEMOD
U
_TSCLK
TUNER
V
_CLK
W
AOMC L
Y
K
AA
REXT
AB
AC
OPWM1
AD
TXVP_1
TXVP_0
AE
AF
TANA_1
AL1_AD
AG
AC
AH
AR0_A
AJ
DAC
AK
DVSS
AIN2_R
AL
_AADC
AIN0_R
AM
_AADC
32
RB
19340_302_120720.eps
120820

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents