Texas Instruments TPS6594-Q1 User Manual page 36

Pre-Configurable Finite State Machine (PFSM) Settings
Sequence Name Device
nRSTOUT_SOC TPS65941212-Q1
BUCK5 TPS65941111-Q1
LDO3 TPS65941111-Q1
LDO3 TPS65941212-Q1
BUCK1_2_3_4 TPS65941111-Q1
BUCK1_2_3 TPS65941212-Q1
BUCK5 TPS65941212-Q1
LDO4 TPS65941111-Q1
LDO1 TPS65941111-Q1
LDO2 TPS65941111-Q1
36 Dual TPS6594-Q1 PMIC User Guide for Jacinto 7 DRA829 and TDA4VM
Automotive PDN-0B
Delay Diagram
Figure 6-6. PWR_SOC_ERROR with I2C_7 High
Copyright © 2021 Texas Instruments Incorporated
Total Delay Rail Name
0 us PORZ
500 us VDDAR_CPU/CORE
500 us VDDS_MMC0
2500 us VDDA_0P8_PLLs/DLLs
2500 us VDD_CORE/VDDA_0P8_PHYs
2500 us VDD_CPU(AVS)
3000 us VDDA_1P8_PHYs
3000 us VDDA_1P8_PLLs
3500 us VDDSHV5
3500 us VDDA_3P3_USB
SLVUC32 – JUNE 2021
Submit Document Feedback
www.ti.com