Block Diagram - Video Process Section - Sony STR-DA3300ES Service Manual

Multi channel av receiver
Hide thumbs Also See for STR-DA3300ES:
Table of Contents

Advertisement

6-4. BLOCK DIAGRAM – VIDEO PROCESS Section –
Q [8] – Q [23],
ODCK, HSYNC,
VSYNC, DE
24
(Page 30)
24
Q [0] – Q [23]
ODCK
HSYNC
VSYNC
DE
X3603
19.6MHz
DATA BUS
FSDATA [16] – FSDATA [31]
SD-RAM
ADDRESS BUS
IC3618
FSADD [0] – FSADD [12]
CLK
45
/CLK
46
44
CKE
BA0
26
27
BA1
CS
24
23
RAS
CAS
22
WE
21
20
LDM
UDM
47
16
LDQS
UDQS
51
DATA BUS
FSDATA [0] – FSDATA [15]
SD-RAM
ADDRESS BUS
IC3602
FSADD [0] – FSADD [12]
CLKP
CLK
45
CLKN
/CLK
46
CKE
CKE
44
FSBKSEL0
BA0
26
FSBKSEL1
BA1
27
FSCS0
CS
24
RAS
RAS
23
CAS
CAS
22
WE
WE
21
LDM
20
UDM
47
LDQS
16
UDQS
51
STR-DA3300ES/DG1100
VIDEO PROCESSOR
IC3601
30
CVBS
A3P AF4
C1P AC1
COMP-Y
B1P AC2
CB
31
P24
DCLK
A1P AB1
CR
P25
DHS
R26
DVS
EEPROM
P26
DEN
IC3621
MSTR0_SDA AA23
5
SDA
MSTR0_SCL AA24
6
SCL
C26
TCLK
BDATA21
DR0 – DR5
I
B26
XTAL
BDATA16
BDATA13
DG0 – DG5
I
BDATA8
BDATA5
DB0 – DB5
I
D5
FSCLKP
BDATA0
C5
FSCLKN
C4
FSCKE
DOTCLK
IPCLK2 M4
139
C21
FSBKSEL0
HCSYNC_N
BHS L3
137
C20
FSBKSEL1
VSYNC_N
BVS L2
136
D21
FSCS0
BLANK_N
BHREF_DE K1
138
C24
FSRAS
FSCAS
D24
C23
FSWE
B22
FSDQM3
B17
FSDQM2
FLASH MEMORY
A22
FSDQS3
IC3615
A17
FSDQS2
F_D [0] – F_D [15]
F_A [1] – F_A [21]
ROM_CS_N AD24
26
CE
OCN_RE_N AC25
28
OE
WE
OCN_WE_N AC26
11
12 RESET
40
X1
X3602
4MHz
39
X0
A11
FSDQM1
RESET AD9
126
Faroudja UCOM RESET
A6
FSDQM0
B11
FSDQS1
MSTR1_SCL A3
142
Faroudja UCOM BUSY
B6
FSDQS0
MSTR1_SDA
A2
125
Faroudja Power DETECT
OCM_UDI_1 B3
Faroudja UCOM UART TX
141
OCM_UDO_1 B2
140
Faroudja UCOM UART RX
(Page 34)
(Page 34)
OSD CONTROLLER
IC3604
DR0 – DR5
DATA BUS
Y_D [0] – Y_D [15]
ADDRESS BUS
Y_A [0] – Y_A [23]
FLASH MEMORY
DG0 – DG5
IC3603
MOE_N
74
34
OE
WE
MWE_N
73
13
14 RESET
DB0 – DB5
DOTCLK
HCSYNC_N
VSYNC_N
BLANK_N
D0 – D7
PS0 – PS2
23 25 39
28 29 30
33 – 31
15 – 22
YAMAHA_D [0] –
YAMAHA_A [0] –
YAMAHA_D [7]
YAMAHA_A [2]
BUFFER
BUFFER
IC3620
IC3619
DIR
XOE
XDE
1
19
19
22
119
21
46 – 56, 59 – 63
18
67 – 72, 75 – 83, 64 – 66
31
31
16
Q [8] – Q [23]
HSYNC
23 P_HSYNC
50 S_HSYNC
VSYNC
24 P_VSYNC
49 S_VSYNC
DE
25 P_BLANK
48 S_BLANK
FREQUENCY
MULTIPLIER
IC3854
ODCK
2
IN
OUT2
8
32 CLKIN_A
FSO
4
XIN
141
X3601
33.2MHz
XOUT
142
S-RAM
IC3611
WE
UB
LB
OE
CE
17
40
39
41
6
3
8
11
AND
GATE
IC3609
1
2
10 9
12 13
26
27
25
19
7
32
MAIN UCOM UART BUSY 139
VIDEO SYSTEM CONTROLLER
IC3610 (2/2)
STR-DA3300ES/DG1100
D/A CONVERTER
IC3850
(Page 34)
V
44
VOUT
28
Y/G
39
Y OUT
(Page 34)
29
CB/R 38
CB OUT
CR/B 37
CR OUT
33
21 22
UC3V_SDA,
UC3V_SCL
(Page 30)
25
• SIGNAL PATH
: VIDEO
Flash Update RX 134
RX232C
(Page 29)
23
Flash Update TX 135
TX232C
MAIN UCOM UART RX 137
GUI_RX
GUI_TX
MAIN UCOM UART TX 138
GUI_BUSY
18
(Page 29)
STOP IN
STOP
6
ENDFLAG 136
GUI_FLG
INITX 131
GUI_RST
GUI_MD
MD2 128

Advertisement

Table of Contents
loading

This manual is also suitable for:

Str-dg1100

Table of Contents