Asus Pundit P2-AE2 User Manual page 71

Barebone system
Table of Contents

Advertisement

HyperTransport (HT) Configuration
HyperTransport (HT) Configuration
HyperTransport (HT) Configuration
HyperTransport (HT) Configuration
HyperTransport (HT) Configuration
HyperTransport Configuration
HT Frequency
HT DATA Width (Upstream)
HT DATA Width (Downstream) [16 BIT]
HT Frequency [800 MHz]
Allows you to select the frequency of HyperTransport transfer from
K8 CPU to AGP. Configuration options: [200 MHz] [400 Mhz]
[600 Mhz] [800 Mhz]
HT DATA Width (Upstream) [16 BIT]
Allows selection of the HyperTransport upstream data width.
Configuration options: [16 BIT] [8 BIT]
HT DATA Width (Downstream) [16 BIT]
Allows selection of the HyperTransport downstream data width.
Configuration options: [16 BIT] [8 BIT]
Memory Configuration
Memory Configuration
Memory Configuration
Memory Configuration
Memory Configuration
The Memory Configuration menu allows you to change the system memory
settings. The dimmed items are auto-detected by the BIOS.
Memory Configuration
Memory Configuration
Memory CLK
CAS Latency (Tcl)
RAS/CAS Delay (Trcd)
Min Active RAS (Tras)
Row Precharge Time (Trp) :
RAS/RAS Delay (Trrd)
Row Cycle (Trc)
Row Refresh Cycle (Trfc) :
Read Write Delay (Trwt) :
Read Preamble
Asynchronous Latency
A S U S P u n d i t P 2 - A E 2
A S U S P u n d i t P 2 - A E 2
A S U S P u n d i t P 2 - A E 2
A S U S P u n d i t P 2 - A E 2
A S U S P u n d i t P 2 - A E 2
[800 MHz]
[16 BIT]
:
166 MHz
:
2.5
:
3 CLK
:
7 CLK
3 CLK
:
2 CLK
:
10 CLK
12 CLK
4 CLK
:
7.5 ns
:
8 ns
Enable link tristate
during the
disconnected state of
an LDTSTOP.
5 - 1 5
5 - 1 5
5 - 1 5
5 - 1 5
5 - 1 5

Advertisement

Table of Contents
loading

Table of Contents