Denon DBT-1713UD Service Manual page 71

P N I N A M E T Y P E P N I
RSTN I
P4.6 I/O
P2.4 I/O, A
P2.5 I/O, A
P2.6 I/O, A
P2.7 I/O, A
P3.0 I/O, A
N . o
Reset Low Active.
Typically connect a resistor to VDD25 and a capacitor to VSS.
36
Low asserted and threshold at 0.5*VDD25. When forced low, the chip enters into reset
condition.
This pin should not be connected to any level above VDD25.
Port 4.6 GPIO
8051 P4.6 GPIO.
-
Analog Comparator D Input
This pin also can be configured as the positive input of the analog comparator D.
Port 2.4 GPIO
8051 P2.4 GPIO.
T2EX Timer 2 Trigger
37
This pin also can be configured as T2EX signal for Timer 2. T2EX is the Timer 2
trigger input.
Analog Comparator D Input
This pin also can be configured as the positive input of the analog comparator D.
Port 2.5 GPIO
8051 P2.5 GPIO.
T2 Timer 2 Input
38
This pin also can be configured as Timer 2 input.
Analog Comparator C Input
This pin also can be configured as the positive input of the analog comparator C.
Port 2.6 GPIO
8051 P2.6 GPIO.
39
Analog Comparator B Input
This pin also can be configured as the positive input of the analog comparator B.
Port 2.7 GPIO
8051 P2.7 GPIO.
Analog Comparator A Input
40
This pin also can be configured as the positive input of the analog comparator A.
SWA0
This pin also serves as one of the connection for analog switch A. The control of the
analog switch is done by setting of ANEN of IOCFGP2.7.
Port 3.0 GPIO
8051 P3.0 GPIO.
CEX2 PCA CCAP Module 2
This pin also can be configured as CEX pin for PCA CCP module 2. CEX is an I/O
41
interface signal for compare/capture input and PWM output.
SWA1
This pin also serves as one of the connection for analog switch A. The control of the
analog switch is done by setting of ANEN of IOCFGP3.0.
Analog Comparator A Input
This pin also can be configured as the positive input of the analog comparator A.
P N I FUNCTION DESCRIPTION
71