Differential Sma Mrcc Pin Inputs; Superclock-2 Module - Xilinx KCU1250 User Manual

Hide thumbs Also See for KCU1250:
Table of Contents

Advertisement

Differential SMA MRCC Pin Inputs

The KCU1250 board provides two pairs of differential SMA transceiver clock inputs (callout
32,
Figure
1-2) that can be used for connecting to an external clock source. The FPGA MRCC
pins are connected to the SMA connectors as shown in
Table 1-10: Differential SMA Clock Connections
Pin
Function
G10
USER CLOCK_1_P
F10
USER CLOCK_1_N
G9
USER CLOCK_2_P
F9
USER CLOCK_2_N

SuperClock-2 Module

The SuperClock-2 module (callout 10,
connector (J36) and provides a programmable, low-noise and low-jitter clock source for the
KCU1250 board (see SuperClock-2 Module User Guide (UG770)
maps to FPGA I/O by way of 14 control pins, 2 LVDS pairs, 1 regional clock pair, and 1 reset
pin.
Table 1-11
KCU1250 board supplies UTIL_5V0, UTIL_3V3, UTIL_2V5, and V
clock module interface.
Table 1-11: SuperClock-2 FPGA I/O Mapping
FPGA(U1)
Pin
Function
U34
Clock recovery
V34
Clock recovery
J8
Clock recovery
H8
Clock recovery
AK22
Regional clock
AK23
Regional clock
AN23
Control I/O
AP23
Control I/O
AP24
Control I/O
AP25
Control I/O
KCU1250 User Guide
UG1057 (v1.0) December 19, 2014
FPGA(U1)
Direction
Input
Input
Input
Input
shows the FPGA I/O mapping for the SuperClock-2 module interface. The
Direction IOSTANDARD
Input
LVDS
Input
LVDS
Input
LVDS
Input
LVDS
Input
LVDS
Input
LVDS
Output
LVCMOS18
Output
LVCMOS18
Output
LVCMOS18
Input
LVCMOS18
www.xilinx.com
Chapter 1: KCU1250 Board Features and Operation
Table
IOSTANDARD
LVDS
LVDS
LVDS
LVDS
Figure
1-2) connects to the clock module interface
Schematic Net
Name
Pin
CM_LVDS1_P
1
CM_LVDS1_N
3
CM_LVDS2_P
9
CM_LVDS2_N
11
CM_GCLK_P
25
CM_GCLK_N
27
CM_H_DEC
67
CM_H_INC
69
CM_FS_ALIGN
71
CM_H_LOL
79
1-10.
Schematic Net
SMA
Name
Connector
CLK_DIFF_1_P
J84
CLK_DIFF_1_N
J85
CLK_DIFF_2_P
J83
CLK_DIFF_2_N
J86
[Ref
4]). The clock module
input power to the
CCO_HP
J36 Pin
Function
Direction
Clock recovery
Output
Clock recovery
Output
Clock recovery
Output
Clock recovery
Output
Global clock
Output
Global clock
Output
DEC
INC
ALIGN
LOL
Output
Send Feedback
Input
Input
Input
24

Advertisement

Table of Contents
loading

Table of Contents