Denon PMA-2500NE Service Manual page 63

Hide thumbs Also See for PMA-2500NE:
Table of Contents

Advertisement

M3062LFGPGP (DIGITAL: U102)
PIN CONFIGURATION (top view)
P9
P9
6
P9
5
Block Diagram
8
Port P0
Port P1
Internal peripheral functions
Timer (16-bit)
Output (timer A): 5
Input (timer B): 6
Three-phase motor
control circuit
Watchdog timer
(15 bits)
DMAC
(2 channels)
D-A converter
(8 bits X 2 channels)
<V
ports>
CC1
Port P11
Port P14
(Note 3)
8
2
75
74
73
72
71
70
69
68
67
66
P1
/D
76
2
10
P1
/D
77
1
9
P1
/D
78
0
8
P0
/AN
/D
79
7
07
7
P0
/AN
/D
80
6
06
6
P0
/AN
/D
81
5
05
5
P0
/AN
/D
82
4
04
4
P0
/AN
/D
83
3
03
3
P0
/AN
/D
84
2
02
2
P0
/AN
/D
85
1
01
1
P0
/AN
/D
86
0
00
0
M16C/62P Group
P10
/AN
/KI
87
7
7
3
P10
/AN
/KI
88
6
6
2
P10
/AN
/KI
89
5
5
1
P10
/AN
KI
90
4
4/
0
P10
/AN
3
3
91
P10
/AN
92
2
2
93
P10
/AN
1
1
94
AV
SS
P10
/AN
95
0
0
V
96
REF
AVcc
97
98
/AD
/S
4
7
TRG
IN
99
/ANEX1/S
4
OUT
/ANEX0/CLK4
100
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
8
8
8
Port P2
Port P3
<V
ports>
CC2
A-D converter
(10 bits
8 channels
X
Expandable up to 26 channels)
UART or
clock synchronous serial I/O
(8 bits
3 channels)
X
CRC arithmetic circuit (CCITT )
16
(Polynomial : X
M16C/60 series16-bit CPU core
R0H
R0L
R1H
R1L
R2
R3
A0
A1
FB
<V
ports>
CC2
Port P12
Port P13
(Note 3)
(Note 3)
8
8
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
8
8
Port P4
Port P5
System clock generator
X
-X
IN
X
-X
CIN
PLL frequency synthesizer
Ring oscillator
Clock synchronous serial I/O
(8 bits
2 channels)
X
12
5
+X
+X
+1)
SB
USP
ISP
INTB
PC
FLG
(Note 3)
Note 1: ROM size depends on microcomputer type.
Note 2: RAM size depends on microcomputer type.
Note 3: Ports P11 to P14 exist only in 128-pin version.
63
P4
/A
2
18
P4
/A
3
19
P4
/CS0
4
P4
/CS1
5
P4
/CS2
6
P4
/CS3
7
P5
/WRL/WR
0
P5
/WRH/BHE
1
P5
/RD
2
P5
/BCLK
3
P5
/HLDA
4
P5
/HOLD
5
P5
/ALE
6
P5
/RDY/CLK
7
OUT
P6
/CTS
/RTS
0
0
0
P6
/CLK
1
0
P6
/RxD
/SCL
2
0
0
P6
/T
D
/SDA
3
X
0
0
P6
/CTS
/RTS
/CTS
/CLKS
4
1
1
0
1
P6
/CLK
5
1
P6
/RxD
/SCL
6
1
1
P6
/T
D
/SDA
7
X
1
1
P7
/T
D
/SDA
/TA0
(Note)
0
X
2
2
OUT
P7
/RxD
/SCL
/TA0
/TB5
(Note)
1
2
2
IN
IN
P7
/CLK
/TA1
/V
2
2
OUT
8
Port P6
<V
ports>
CC1
OUT
COUT
Memory
ROM
(Note 1)
RAM
(Note 2)
Multiplier

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents