Sony DEV-30 Service Manual page 29

Digital recording binoculars
Hide thumbs Also See for DEV-30:
Table of Contents

Advertisement

1
2
A
D_VID_1.1V_S
REG_GND
B
C
D_1.8V_IC_1601
D
E
F
08
DEV-30/50/50V_L3
3
IC1601 (5/6)
LN1801
AVY2G2G05EINZ
D_VID_1.1V_S
CPU (SUB), CAMERA DSP, AV SIGNAL PROCESS,
LENS CONTROL, MODE CONTROL, HDMI PROCESS
IOVDDCA_DDR
A28
VDD_CORE
A29
IOVDDCA_DDR
VDD_CORE
B28
IOVDDCA_DDR
VDD_CORE
C1802
C1806
C1808
C1812
B29
IOVDDCA_DDR
VDD_CORE
XX
22u
22u
0.1u
B30
IOVDDCA_DDR
VDD_CORE
C28
IOVDDCA_DDR
VDD_CORE
C29
VDD_CORE
IOVDDQ_DDR1
C30
VDD_CORE
D29
IOVDDQ_DDR1
VDD_CORE
F26
IOVDDQ_DDR1
VDD_CORE
G25
IOVDDQ_DDR1
VDD_CORE
G26
IOVDDQ_DDR1
VDD_CORE
H24
IOVDDQ_DDR1
VDD_CORE
H25
VDD_CORE
IOVDDQ_DDR2
H26
VDD_CORE
J24
IOVDDQ_DDR2
VDD_CORE
J25
IOVDDQ_DDR2
VDD_CORE
J26
IOVDDQ_DDR2
VDD_CORE
K24
IOVDDQ_DDR2
VDD_CORE
K25
IOVDDQ_DDR2
VDD_CORE
L22
VDD_CORE
M21
VDD_CORE
M22
DDRVREF_DQ
VDD_CORE
N21
VSS
VDD_CORE
N22
VDD_CORE
P21
DDRVREF_CA
VDD_CORE
P22
VSS
VDD_CORE
K22
VDD_CORE
L21
FB1801
VDD_CORE
A_VID_1.1V_S
N10
IOVDD11_DDR
P10
IOVDD11_DDR
R10
IOVDD11_DDR
REG_GND
C1809
C1813
T10
IOVDD11_DDR
0.001u
22u
U10
IOVDD11_DDR
V10
IOVDD11_DDR
HB_1.2V
N1
VDD18_POP_DDR
VDD12_POP_DDR
N2
VDD18_POP_DDR
VDD12_POP_DDR
AC1
VDD18_POP_DDR
VDD12_POP_DDR
REG_GND
VDD18_POP_NAND
C1801
C1803
C1804
C1805
C1807
C1810
C1814
AC2
VDD12_POP_DDR
22u
XX
0.1u
0.1u
0.1u
0.1u
0.1u
AK8
VDD18_POP_NAND
VDD12_POP_DDR
AL8
VDD18_POP_NAND
VDD12_POP_DDR
F31
VDD18_POP_NAND
VDD12_POP_DDR
A12
VDD12_POP_DDR
B12
VDD12_POP_DDR
A17
VDD12_POP_DDR
B17
VDD12_POP_DDR
AH30
FSP_ADDR__20
IOVDD_FSP
AH31
FSP_ADDR__19
IOVDD_FSP
FSP_ADDR__18
FSP_ADDR__17
REG_GND
AG29
C1811
C1815
VSS
FSP_ADDR__16
10u
0.1u
AJ26
VSS
AJ27
FSP_AD__15
VSS
AK27
FSP_AD__14
VSS
AL27 VSS
FSP_AD__13
FSP_AD__12
FSP_AD__11
FSP_AD__10
FSP_AD__9
FSP_AD__8
FSP_AD__7
FSP_AD__6
FSP_AD__5
FSP_AD__4
FSP
FSP_AD__3
FSP_AD__2
FSP_AD__1
FSP_AD__0
FSP_XOE
FSP_XWE
FSP_XCS__2
FSP_XCS__1
FSP_XCS__0_OUT
FSP_XCS__0_IN
FSP_XADV
FSP_CLK_OUT_FLASH0
FSP_CLK_IN_FLASH0
FSP_RDY0
FSP_XRST_OUT
FSP_XRST_IN
FSP_INT
4
5
Note: IC1601 is not supplied, but this is included in
VC-1016 COMPLETE BOARD (SERVICE).
T1
HB_1.2V
T2
T3
REG_GND
C1826
C1828
T6
0.1u
XX
T7
T8
K1
R1814
XX
K2
D_1.2V
K3
COM181
K6
REG_GND
C1827
C1829
C1830
K7
0.1u
0.1u
XX
K8
AA1
AA2
AA3
AA6
AA7
AA8
R1
C1818
R2
0.0022u
E31
C1819
E29
0.001u
F1
HB_1.8V
F2
F30
REG_GND
C1821
C1823
C1824
C1825
AK20
0.1u
0.1u
4.7u
XX
AL20
AG30
AG31
D_1.8V_IC_1601
REG_GND
C1816
C1822
0.1u
XX
AA24
AA25
AA26
AB24
AB25
AB26
FSP_AD_15_S
AC24
FSP_AD_14_S
AC25
FSP_AD_13_S
AC26
FSP_AD_12_S
AD22
FSP_AD_11_S
AD23
FSP_AD_10_S
AD24
FSP_AD_9_S
AD25
FSP_AD_8_S
AD26
FSP_AD_7_S
AE23
FSP_AD_6_S
AE24
FSP_AD_5_S
AA21
FSP_AD_4_S
AA22
FSP_AD_3_S
AA20
FSP_AD_2_S
AB20
FSP_AD_1_S
AB21
FSP_AD_0_S
AB22
FSP_XOE_S
AH29
FSP_XWE_S
AJ30
FSP_XCS_2_S
AJ31
AJ29
AJ28
AF24
FSP_XADV_S
COM182
AL29
R1816
XX
AL28
AK30
AK29
R1805
XX
AK28
XFLASH_RST_S
COM183
AF23
REG_GND
C1817
XX
6-15
6
7
IC1601 (6/6)
AVY2G2G05EINZ
CPU (SUB), CAMERA DSP, AV SIGNAL PROCESS,
LENS CONTROL, MODE CONTROL, HDMI PROCESS
REG_GND
C1
VSS
VSS
D1
VSS
VSS
D2
VSS
VSS
E1
VSS
VSS
VSS
VSS
E2
E3
VSS
VSS
H6
VSS
VSS
J3
VSS
VSS
J6
VSS
VSS
J7
VSS
VSS
VSS
VSS
J8
VSS
VSS
L2
L3
VSS
VSS
L6
VSS
VSS
L7
VSS
VSS
L8
VSS
VSS
M7
VSS
VSS
VSS
VSS
M8
VSS
VSS
AB2
AB3
VSS
VSS
AB6
VSS
VSS
AB7
VSS
VSS
AB8
VSS
VSS
AC3
VSS
VSS
VSS
VSS
AD3
G13
VSS
VSS
H13
VSS
VSS
M10
VSS
VSS
M11
VSS
VSS
M12
VSS
VSS
M13
VSS
VSS
VSS
VSS
M14
M15
VSS
VSS
M16
VSS
VSS
M17
VSS
VSS
M18
VSS
VSS
M19
VSS
VSS
M20
VSS
VSS
VSS
VSS
N11
N12
VSS
VSS
GND
N13
VSS
VSS
N14
VSS
VSS
N15
VSS
VSS
N16
VSS
VSS
VSS
VSS
N17
VSS
VSS
N18
N19
VSS
VSS
N20
VSS
VSS
P11
VSS
VSS
P12
VSS
VSS
P13
VSS
VSS
VSS
VSS
P14
VSS
VSS
P15
P16
VSS
VSS
P17
VSS
VSS
P18
VSS
VSS
P19
VSS
VSS
P20
VSS
VSS
VSS
VSS
R11
R12
VSS
VSS
R13
VSS
VSS
R14
VSS
VSS
AA12
R15
VSS
VSS
AA18
R16
VSS
VSS
AA19
R17
VSS
VSS
AB19
VSS
VSS
R18
AE14
R19
VSS
VSS
AE15
R20
VSS
VSS
AF22
R21
VSS
VSS
R22
VSS
VSS
H29
VSS
VSS
A27
VSS
VSS
VSS
VSS
B27
C27
VSS
VSS
F29
DDR_ZQ
VPGM
AE22
R1815
240
N.C.
N.C.
A1
AL30
N.C.
N.C.
A2
AL31
B1
N.C.
N.C.
AK31
AK1
N.C.
N.C.
AL1
N.C.
N.C.
AL2
N.C.
N.C.
VC-1016 BOARD (7/21)
CPU (SUB), CAMERA DSP, AV SIGNAL PROCESS,
LENS CONTROL, MODE CONTROL, HDMI PROCESS (3/3)
XX MARK: NO MOUNT
8
9
A
B
T11
T12
T13
T14
T15
T16
T17
T18
T19
T20
T21
T22
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
V11
V12
C
V13
V14
V15
V16
V17
V18
V19
V20
V21
V22
W10
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
W21
W22
Y11
Y12
D
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Y21
Y22
W24
Y24
Y25
F25
G24
H23
E
A30
A31
B31
F

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dev-50Dev-50v

Table of Contents