Pcm5100A (Digital : U1052, U1054); Nju72343 (Input : U4202); Nju72750A (Input : U4201,U4203); Device Information - Denon AVR-S950H Series Service Manual

Integrated network av receiver
Hide thumbs Also See for AVR-S950H Series:
Table of Contents

Advertisement

SLAS764 – MAY 2011

DEVICE INFORMATION

TERMINAL FUNCTIONS, PCM510x

PCM5100A (DIGITAL : U1052, U1054)

PCM510X (top view)
Table 2. TERMINAL FUNCTIONS, PCM510x
TERMINAL
I/O
DESCRIPTION
NAME
NO.
CPVDD
1
-
Charge pump power supply, 3.3V
CAPP
2
O
Charge pump flying capacitor terminal for positive rail
CPGND
3
-
Charge pump ground
CAPM
4
O
Charge pump flying capacitor terminal for negative rail
VNEG
5
O
Negative charge pump rail terminal for decoupling, -3.3V
OUTL
6
O
Analog output from DAC left channel
OUTR
7
O
Analog output from DAC right channel
AVDD
8
-
Analog power supply, 3.3V
AGND
9
-
Analog ground
DEMP
10
I
De-emphasis control for 44.1kHz sampling rate
FLT
11
I
Filter select : Normal latency (Low) / Low latency (High)
SCK
12
I
System clock input
BCK
13
I
Audio data bit clock input
DIN
14
I
Audio data input
LRCK
15
I
Audio data word clock input
PCM5100, PCM5101, PCM5102
FMT
16
I
Audio format selection : I
XSMT
17
I
Soft mute control : Soft mute (Low) / soft un-mute (High)
SLAS764 – MAY 2011
LDOO
18
-
Internal logic supply rail terminal for decoupling
Table 1. Differences Between PCM510x Devices
DGND
19
-
Digital ground
Part Number
Dynamic Range
DVDD
20
-
Digital power supply, 3.3V
PCM5102
PCM5101
(1) Failsafe LVCMOS Schmitt trigger input
PCM5100
spacer
Block Diagram
DIN (i2s)
Zero
Data
Detector
Clock Halt
Detection
6
LRCK
BCK
PLL Clock
MCK
UVP/Reset
Figure 1. PCM510x Functional Block Diagram
(1)
: Off (Low) / On (High)
2
S (Low) / Left justified (High)
www.ti.com
SNR
THD
112dB
112dB
–93dB
106dB
106dB
–92dB
100dB
100dB
–90dB
Current
LINE OUT
Segment
DAC
Current
Segment
DAC
Advanced Mute Control
PCM510x
CPVDD (3.3V)
Copyright © 2011, Texas Instruments Incorporated
AVDD (3.3V)
Power
Supply
DVDD (3.3V)
POR
Ch. Pump
GND
www.ti.com

NJU72343 (INPUT : U4202)

Pin Function
No. Symbol
Function
1
AREF
Analog reference potential terminal
2
ADR
Address selection terminal
3
InA2
Ach input2
4
InB2
Bch input2
5
InA1
Ach input1
6
InB1
Bch input1
7
InC
Cch input
8
InD
Dch input
9
InE
Ech input
10
InF
Fch input
11
InG1
Gch input1
12
InH1
Hch input1
13
InG2
Cch input2
14
InH2
Dch input2
15
MUTE
External mute control terminal
16
REF
Digital reference potential terminal

NJU72750A (INPUT : U4201,U4203)

Pin Function
No. Symbol
Function
1
V+
positive power supply terminal
2
InA1
Ach input1
3
InB1
Bch input1
4
InA2
Ach input2
5
InB2
Bch input2
6
InA3
Ach input3
7
InB3
Bch input3
8
InA4
Ach input4
9
InB4
Bch input4
10
InA5
Ach input5
11
InB5
Bch input5
12
InA6
Ach input6
13
InB6
Bch input6
14
InA7
Ach input7
15
InB7
Bch input7
16
REF
Reference potential terminal for BIAS
59
No. Symbol
Function
17
DATA
IC control data input
18
CLOCK
IC control clock input
19
VDDOUT Digital power supply output terminal
20
AREF
Analog reference potential terminal
21
OutH
Hch output
22
OutG
Gch output
23
OutF
Fch output
24
OutE
Ech output
25
OutD
Dch output
26
OutC
Cch output
27
OutB
Bch output
28
OutA
Ach output
29
AREF
Analog reference potential terminal
30
V-
negative power supply terminal
31
AREF
Analog reference potential terminal
32
V+
positive power supply terminal
No. Symbol
Function
17
DATA
IC control data input
18
CLOCK
IC control clock input
19
NC
-
20
NC
-
21
OutB3
Bch output3
22
OutA3
Ach output3
23
REF_B
Bch reference potential terminal
24
OutB2
Bch output2
25
OutA2
Ach output2
26
REF_A
Ach reference potential terminal
27
OutB1
Bch output1
28
OutA1
Ach output1
29
NC
-
30
ADR0
Address selection pin 0
31
ADR1
Address selection pin 1
32
V-
negative power supply terminal

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents