Schematic Diagram - Fpga Dsp Board (2/3) - Sony HAP-Z1ES Service Manual

Hdd audio player
Hide thumbs Also See for HAP-Z1ES:
Table of Contents

Advertisement

HAP-Z1ES

5-19. SCHEMATIC DIAGRAM - FPGA DSP Board (2/3) -

1
A
FPGA DSP BOARD
B
C
R401
100
R402
10
D
R403
10
R404
R405
10k
10k
E
R315
10k
F
CL311
CL312
R316
10k
CL313
CL314
G
R313
1k
R325
1k
H
HAP-Z1ES
• See page 75 for IC Pin Function Description.
2
3
4
(2/3)
IC001
(3/4)
FPGA
CSP
(Chip Size Package)
IC001
EP4CGX30BF14C8N
CL401
J2
G2
GXB_RX0p
GXB_TX0p
CL402
J1
G1
GXB_RX0n
GXB_TX0n
E2
C2
GXB_RX1p
GXB_TX1p
E1
C1
GXB_RX1n
GXB_TX1n
CL403
J6
L1
CLK12/DIFFCLK_7p/REFCLK0p
RREF0
CL404
J7
CLK13/DIFFCLK_7n/REFCLK0n
CL405
E7
CLK11/DIFFCLK_4p/REFCLK1p
E6
CLK10/DIFFCLK_4n/REFCLK1n
IC001
(2/4)
FPGA
CSP
(Chip Size Package)
IC001
EP4CGX30BF14C8N
CL303
A3
A4
TDI
DCLK
B3
TCK
CL304
A2
K6
TMS
nSTATUS
CL305
A1
D5
TDO
nCONFIG
CL306
J5
CONF_DONE
CL307
C4
nCE
CL308
A5
IO/DATA0
K5
MSEL0
CL309
N3
M6
MSEL1
IO/DIFFIO_B3p/INIT_DONE
CL310
L3
D10
MSEL2
IO/DIFFIO_R4n/DEV_CLRn
5
6
CN401
50P
1
GND
3
PCIE_REFCLK_N
5
PCIE_REFCLK_P
7
GND
9
PCIE_TX_N
11
PCIE_TX_P
13
GND
15
PCIE_RX_N
17
PCIE_RX_P
19
GND
C401
CL406
0.1
21
W_DISABLE#(4_14)
CL407
23
PCIE_WAKE#(5_20)
CL408
25
PCIE_PERSTN(7_12)
C402
CL409
0.1
27
PCIE_PWR_EN(3_19)
CL410
29
FPGA_DATA(7_13)
CL411
31
CS_DSP(2_26)
CL412
R409
33
NC(2_27)
R426
10
CL413
2k
35
SDO_DSP(2_24)
CL414
R411
37
SDI_DSP(2_25)
10
CL415
39
SDK_DSP(2_23)
CL416
41
FPGA_DCLK(4_10)
CL417
43
FPGA_INTERRUPT(5_2)
R412
10
45
FPGA_NCONFIG(3_20)
47
FPGA_NSTATUS(3_23)
R413
10
49
GND
CL418
R312
R303
R308
R306
R305
10k
10k
10k
10k
10k
R311
1k
Q301
R304
DTC114EE-TL
100
0
RESET SWITCH
3.3
R309
C303
R310
R301
C301
0.01
10k
10k
0.01
10k
54
54
7
8
9
(Page 44)
MAIN
>03S
BOARD
(4/9)
CN402
CL423
5V
2
5V
4
5V
6
GND
8
CL424
3.3V
10
3.3V
12
GND
14
CL425
IMX_MCLK
16
GND
18
CL426
IMX_BCLK
20
CL427
IMX_LRCLK
22
CL428
IMX_SDOUT
24
CL429
IMX_SDIN
26
CL430
IMX_BCLK2(1_12)
28
R424
CL431
10k
IMX_LRCLK2(1_14)
30
CL432
IMX_SDOUT2(1_13)
32
CL433
IMX_SDIN2(1_15)
34
CL434
EPCS_NCS_IMX6(1_11)
36
CL435
R421
EPCS_ASDI_IMX6(1_10)
38
10
FPGA_CONF_DONE(5_18)
40
FPGA_RST(5_19)
42
CL436
R418
FPGA_EN(5_21)
44
10
CL437
R422
HOLD_FLASH(5_27)
46
0
CL438
FPGA_INIT_DONE(5_26)
48
R420
GND
50
10
CL419
CL420
CL421
CL422
Note: IC001 on the FPGA DSP board cannot exchange with single. When
this part is damaged, exchange the complete mounted board.
10
11
(Page 53)
MAIN_5V
>131S
FPGA DSP
GND
BOARD
(1/3)
MAIN_3.3V
3.3V
(Page 55)
>135S
FPGA_INTERRUPT
FPGA DSP
BOARD
(3/3)
(Page 53)
>134S
FPGA_EN
FPGA DSP
SYSCLK_50
BOARD
(1/3)
(Page 53)
>133S
VCC_2.5V
VDD_3.3V
FPGA DSP
BOARD
(1/3)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents