Übersicht - Grundig Vision 7 Service Manual

Hide thumbs Also See for Vision 7:
Table of Contents

Advertisement

Chassis - Übersicht / Overview
Vorabversion
Preliminary Version
U_B
B. DVB EMMA2LL
P. 2-10/2-11
#RESET
#RESET
MPEG_CVBS
MPEG_CVBS
RST_DVB
JTCK
JTDO
JTDI
JTMS
JTRST
RAM_D[0..7]
RAM_D[0..7]
RAM_D[8..15]
RAM_D[8..15]
RAM_A[0..12]
RAM_A[0..12]
RAM_WE
RAM_CLK-
RAM_CLK+
RAM_CKE
RAM_DQM0
RAM_DQM1
RAM_DQS0
RAM_DQS1
RAM_DCSB
RAM_RAS
RAM_CAS
DVO0
DVO0
RAM_DBA0
DVO1
DVO1
RAM_DBA1
DVO2
DVO2
DVO3
DVO3
FLASH_CS
DVO4
DVO4
DVO5
DVO5
DVO6
DVO6
DVO7
DVO7
DVOCLOCK
DVOCLOCK
SCART_RXD
SCART_TXD
FLASH_D[0..15]
FLASH_A[0..22]
/CI_PWR_EN
/TS_EN
RST#
/CI_VS
CI_CD#
CI_INPACK#
REG#
CI_IREQ#
CI_WAIT#
CE#
OE#
WE#
IORD#
IOWR#
TS_D7
TS_D6
TS_D5
TS_D4
TS_D3
TS_D2
TS_D1
TS_D0
TS_CLK
TS_VLD
TS_STRT
TS_COFDM_ERR
RST_COFDM
SCL_EMMA
SDA_EMMA
ANTPOWER
ADO
ABCK
ALRCLK
SPDIF_DVB
RST_IDTV
RXD_DVB
TXD_DVB
U_C
P. 2-12
RST_DVB
JTCK
JTDO
JTDI
JTMS
JTRST
RAM_D[0..7]
RAM_D[8..15]
RAM_A[0..12]
RAM_WE
RAM_CLK-
RAM_CLK+
RAM_CKE
RAM_DQM0
RAM_DQM1
RAM_DQS0
RAM_DQS1
RAM_DCSB
RAM_RAS
RAM_CAS
RAM_DBA0
RAM_DBA1
FLASH_CS
U_9
FLASH_D[0..15]
9. TV GroupDelay+Scart
FLASH_A[0..22]
P. 2-3
OE#
SC1_CVBS_PIP
WE#
SC2_CVBS_PIP
SCCVBS_MUTE
SCCVBS_MUTE
SC2_CHROMA_PIP
SDA_EMMA
SCL_EMMA
SC1_CVBS_OUT
SC2_CVBS_OUT
C. DVB Memory+JTAG
TUNER_CVBS_VP/SC1
SCART_RXD
SCART_TXD
TUNER_CVBS
U_D
D. DVB CI
SC1_CVBS
P. 2-13
FLASH_D[0..15]
FLASH_A[0..22]
/CI_PWR_EN
SC2_CVBS
SC2_CHROMA
/TS_EN
SC2_CVBS_OUT_SCALER
RST#
SC1_ROUT
/CI_VS
CI_CD#
SC2_ROUT
CI_INPACK#
REG#
CI_IREQ#
CI_WAIT#
CE#
OE#
SC1_SLOWBLANK
WE#
SC1_FASTBLANK
IORD#
SC2_SLOWBLANK
IOWR#
TS_D7
TS_COFDM_D7
TS_D6
TS_COFDM_D6
TS_D5
TS_COFDM_D5
TS_D4
TS_COFDM_D4
TS_D3
TS_COFDM_D3
TS_D2
TS_COFDM_D2
TS_D1
TS_COFDM_D1
TS_D0
TS_COFDM_D0
TS_CLK
TS_COFDM_CLK
TS_VLD
TS_COFDM_VLD
TS_STRT
TS_COFDM_STRT
U_6
P. 2-4
RXBCLK+
RXBCLK-
RXB2+
RXB2-
RXB1+
RXB1-
RXB0+
RXB0-
SCL_HDB
SDA_HDB
HPLUGB
RXACLK+
RXACLK-
RXA2+
RXA2-
RXA1+
RXA1-
RXA0+
RXA0-
SCL_HDA
SDA_HDA
HPLUGA
CEC
6. TV HDMI
U_7
P. 2-2
RIN_VGA
GIN_VGA
MPEG_CVBS
BIN_VGA
SOG
HS_VGA
VS_VGA
PC_L_IN
PC_R_IN
RXD
TXD
SAV_Y
SAV_C
SAV_CVBS_IN
VCOM1
SOY
SAV/RCA_L_IN
SAV/RCA_R_IN
AU_SW
SPDIF
Y_IN
PB_IN
PR_IN
DVO0
DVO0
DVO1
DVO1
DVO2
DVO2
DVO3
DVO3
DVO4
DVO4
DVO5
DVO5
DVO6
SC1_CVBS_PIP
DVO6
DVO7
SC2_CVBS_PIP
DVO7
DVOCLOCK
SC2_CHROMA_PIP
DVOCLOCK
#RESET
SC1_CVBS_OUT
#RESET
SC2_CVBS_OUT
SCL_MAIN
TUNER_CVBS_VP/SC1
SDA_MAIN
7. TV VGA+AV Connector
VCOM0
DELAY
SC_RIN
SC_GIN
SC_BIN
SC1_LOUT
SC2_LOUT
SC1_R_IN
SC1_L_IN
SC2_R_IN
SC2_L_IN
CVBS_RF
U_A
TS_COFDM_D7
CVBS_RF
TS_COFDM_D6
TS_COFDM_D5
SIF_M
TS_COFDM_D4
SIF_P
TS_COFDM_D3
P. 2-5
TS_COFDM_D2
TS_COFDM_D1
TS_COFDM_D0
SCL_MAIN
TS_COFDM_CLK
SDA_MAIN
TS_COFDM_VLD
ANTPOWER
TS_COFDM_STRT
SDA_EMMA
TS_COFDM_ERR
SCL_EMMA
RST_COFDM
AUMONO
SCCVBS_MUTE
SCCVBS_MUTE
A. DVB+TV Front End
U_44. TV Scaler
U_55. TV Memory+DEBUG+LVDS+Front P
P. 2-6/2-7
RXBCLK+
DDR_A11
DDR_A11
RXBCLK-
DDR_A10
DDR_A10
RXB2+
DDR_A9
DDR_A9
RXB2-
DDR_A8
DDR_A8
RXB1+
DDR_A7
DDR_A7
RXB1-
DDR_A6
DDR_A6
RXB0+
DDR_A5
DDR_A5
RXB0-
DDR_A4
DDR_A4
SCL_HDB
DDR_A3
DDR_A3
SDA_HDB
DDR_A2
DDR_A2
HPLUGB
DDR_A1
DDR_A1
RXACLK+
DDR_A0
DDR_A0
RXACLK-
RXA2+
DDR_D15
DDR_D15
RXA2-
DDR_D14
DDR_D14
RXA1+
DDR_D13
DDR_D13
RXA1-
DDR_D12
DDR_D12
RXA0+
DDR_D11
DDR_D11
RXA0-
DDR_D10
DDR_D10
SCL_HDA
DDR_D9
DDR_D9
SDA_HDA
DDR_D8
DDR_D8
HPLUGA
DDR_D7
DDR_D7
CEC
DDR_D6
DDR_D6
STBY
STBY
DDR_D5
DDR_D5
DDR_D4
DDR_D4
RIN_VGA
DDR_D3
DDR_D3
GIN_VGA
DDR_D2
DDR_D2
BIN_VGA
DDR_D1
DDR_D1
SOG
DDR_D0
DDR_D0
HS_VGA
VS_VGA
DDR_CLK-
DDR_CLK-
PC_L_IN
DDR_CLK+
DDR_CLK+
PC_R_IN
DDR_CKE
DDR_CKE
RXD
DDR_RAS
DDR_RAS
TXD
DDR_CAS
DDR_CAS
DDR_BA0
DDR_BA0
SAV_Y
DDR_BA1
DDR_BA1
SAV_C
DDR_WE
DDR_WE
SAV_CVBS_IN
DDR_DQS0
DDR_DQS0
VCOM1
DDR_DQS1
DDR_DQS1
SOY
DDR_LDQM
DDR_LDQM
DDR_UDQM
DDR_UDQM
SAV/RCA_L_IN
SAV/RCA_R_IN
FLASH_SDO
FLASH_SDO
AU_SW
FLASH_SDI
FLASH_SDI
FLASH_CLK
FLASH_CLK
SPDIF
FLASH_CSA
FLASH_CSA
FLASH_WP
FLASH_WP
Y_IN
LVDSO_CLK+
LVDSO_CLK+
PB_IN
LVDSO_CLK-
LVDSO_CLK-
PR_IN
LVDSO_4+
LVDSO_4+
LVDSO_4-
LVDSO_4-
DVO0
LVDSO_3+
LVDSO_3+
DVO1
LVDSO_3-
LVDSO_3-
DVO2
LVDSO_2+
LVDSO_2+
DVO3
LVDSO_2-
LVDSO_2-
DVO4
LVDSO_1+
LVDSO_1+
DVO5
LVDSO_1-
LVDSO_1-
DVO6
LVDSO_0+
LVDSO_0+
DVO7
LVDSO_0-
LVDSO_0-
DVOCLOCK
LVDSE_CLK+
LVDSE_CLK+
LVDSE_CLK-
LVDSE_CLK-
#RESET
LVDSE_4+
LVDSE_4+
SCL_MAIN
LVDSE_4-
LVDSE_4-
SDA_MAIN
LVDSE_3+
LVDSE_3+
LVDSE_3-
LVDSE_3-
TUNER_CVBS
LVDSE_2+
LVDSE_2+
VCOM0
LVDSE_2-
LVDSE_2-
DELAY
LVDSE_1+
LVDSE_1+
SC1_CVBS
LVDSE_1-
LVDSE_1-
SC_RIN
LVDSE_0+
LVDSE_0+
SC_GIN
LVDSE_0-
LVDSE_0-
SC_BIN
SC2_CVBS
KEY1
KEY1
SC2_CHROMA
KEY2(OPT)
KEY2(OPT)
SC2_CVBS_OUT_SCALER
LED1
LED1
SC1_ROUT
LED2
LED2
SC1_LOUT
IR_IN
IR_IN
SC2_ROUT
SC2_LOUT
USB_POWEN
USB_POWEN
SC1_R_IN
OTG_VBUS
OTG_VBUS
SC1_L_IN
USB_OCD
USB_OCD
SC2_R_IN
USB_DM
USB_DM
SC2_L_IN
USB_DP
USB_DP
SC1_SLOWBLANK
SC1_FASTBLANK
33V_PWM
SC2_SLOWBLANK
U_8
SIF_M
SPKR_RIGHT
SPKR_RIGHT
SIF_P
SPKR_LEFT
SPKR_LEFT
MUTE_AUDIOAMP
MUTE_AUDIOAMP
HP_RIGHT
HP_RIGHT
HP_LEFT
HP_LEFT
8. TV Speaker+Headphone
24V_SENSE
PANEL_ON
BCKL_ON
AUMONO
BCKL_ADJ
MPEG_CVBS
MPEG_CVBS
ADO
ABCK
ALRCLK
SPDIF_DVB
RST_IDTV
RXD_DVB
TXD_DVB
P. 2-8
U_E
P. 2-1
33V_PWM
P. 2-9
STBY
STBY
STBY
24V_SENSE
PANEL_ON
BCKL_ON
BCKL_ADJ
E. Power

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

32-7851 t37-7851 t42-7851 t

Table of Contents