Table of Contents
Advertisement
5
U1-13
U1-13
BCM7038B0
BCM7038B0
64Bit
64Bit
BCM7038_SD_ADDR12
AG18
SD_ADDR12
AE18
BCM7038_SD_ADDR11
DDR
DDR
SD_ADDR11
BCM7038_SD_ADDR10
AG16
SD_ADDR10
SDRAM
SDRAM
BCM7038_SD_ADDR9
AG17
SD_ADDR9
AF18
BCM7038_SD_ADDR8
SD_ADDR8
BCM7038_SD_ADDR7
AJ17
SD_ADDR7
BCM7038_SD_ADDR6
AD17
SD_ADDR6
BCM7038_SD_ADDR5
AH17
SD_ADDR5
BCM7038_SD_ADDR4
AE17
SD_ADDR4
AH16
BCM7038_SD_ADDR3
SD_ADDR3
BCM7038_SD_ADDR2
AE16
SD_ADDR2
BCM7038_SD_ADDR1
AJ16
SD_ADDR1
BCM7038_SD_ADDR0
AF15
SD_ADDR0
AD15
BCM7038_SD_BA1
SD_BA1
D
BCM7038_SD_BA0
AG15
SD_BA0
BCM7038_SD_CK1
AH10
SD_CK1
BCM7038_SD_CK1b
AJ10
SD_CK1
BCM7038_SD_CK0
AH23
SD_CK0
AJ23
BCM7038_SD_CK0b
SD_CK0
BCM7038_SD_CKE
AJ18
SD_CKE
BCM7038_SD_CS0b
AH15
SD_CS0
BCM7038_SD_RASb
AE14
SD_RAS
AD14
BCM7038_SD_CASb
SD_CAS
BCM7038_SD_WEb
AJ15
SD_WE
BCM7038_SD_DQ63
AG5
SD_DQ63
AF6
BCM7038_SD_DQ62
SD_DQ62
BCM7038_SD_DQ61
AF7
SD_DQ61
BCM7038_SD_DQ60
AG7
SD_DQ60
BCM7038_SD_DQ59
AH5
SD_DQ59
BCM7038_SD_DQ58
AJ5
SD_DQ58
AJ6
BCM7038_SD_DQ57
SD_DQ57
BCM7038_SD_DQ56
AH7
SD_DQ56
BCM7038_SD_DQ55
AE8
SD_DQ55
AG8
BCM7038_SD_DQ54
SD_DQ54
BCM7038_SD_DQ53
AF9
SD_DQ53
BCM7038_SD_DQ52
AG9
SD_DQ52
BCM7038_SD_DQ51
AJ7
SD_DQ51
BCM7038_SD_DQ50
C
AH8
SD_DQ50
AH9
BCM7038_SD_DQ49
SD_DQ49
BCM7038_SD_DQ48
AJ9
SD_DQ48
BCM7038_SD_DQ47
AE10
SD_DQ47
BCM7038_SD_DQ46
AG10
SD_DQ46
BCM7038_SD_DQ45
AF11
SD_DQ45
AG11
BCM7038_SD_DQ44
SD_DQ44
BCM7038_SD_DQ43
AH11
SD_DQ43
BCM7038_SD_DQ42
AJ11
SD_DQ42
BCM7038_SD_DQ41
AJ12
SD_DQ41
BCM7038_SD_DQ40
AH13
SD_DQ40
BCM7038_SD_DQ39
AD12
SD_DQ39
BCM7038_SD_DQ38
AE12
SD_DQ38
BCM7038_SD_DQ37
AD13
SD_DQ37
AF13
BCM7038_SD_DQ36
SD_DQ36
BCM7038_SD_DQ35
AJ13
SD_DQ35
BCM7038_SD_DQ34
AG13
SD_DQ34
BCM7038_SD_DQ33
AJ14
SD_DQ33
BCM7038_SD_DQ32
AG14
SD_DQ32
AE19
BCM7038_SD_DQ31
SD_DQ31
BCM7038_SD_DQ30
AG19
SD_DQ30
BCM7038_SD_DQ29
AF20
SD_DQ29
BCM7038_SD_DQ28
AG20
SD_DQ28
BCM7038_SD_DQ27
AH18
SD_DQ27
AH19
BCM7038_SD_DQ26
SD_DQ26
BCM7038_SD_DQ25
AH20
SD_DQ25
BCM7038_SD_DQ24
AJ20
SD_DQ24
AD21
BCM7038_SD_DQ23
SD_DQ23
BCM7038_SD_DQ22
AE21
SD_DQ22
BCM7038_SD_DQ21
AD22
SD_DQ21
BCM7038_SD_DQ20
AF22
SD_DQ20
BCM7038_SD_DQ19
AH21
SD_DQ19
AJ21
BCM7038_SD_DQ18
SD_DQ18
BCM7038_SD_DQ17
AJ22
SD_DQ17
BCM7038_SD_DQ16
AG23
SD_DQ16
BCM7038_SD_DQ15
AG22
SD_DQ15
BCM7038_SD_DQ14
AE23
SD_DQ14
AG24
BCM7038_SD_DQ13
SD_DQ13
B
BCM7038_SD_DQ12
AE25
SD_DQ12
BCM7038_SD_DQ11
AJ24
SD_DQ11
BCM7038_SD_DQ10
AH24
SD_DQ10
BCM7038_SD_DQ9
AH25
SD_DQ9
BCM7038_SD_DQ8
AJ26
SD_DQ8
BCM7038_SD_DQ7
AG25
SD_DQ7
BCM7038_SD_DQ6
AF26
SD_DQ6
AF27
BCM7038_SD_DQ5
SD_DQ5
BCM7038_SD_DQ4
AG27
SD_DQ4
BCM7038_SD_DQ3
AH26
SD_DQ3
BCM7038_SD_DQ2
AJ27
SD_DQ2
BCM7038_SD_DQ1
AJ28
SD_DQ1
AH28
BCM7038_SD_DQ0
SD_DQ0
BCM7038_SD_DQS7
AH6
SD_DQS7
BCM7038_SD_DQS6
AJ8
SD_DQS6
BCM7038_SD_DQS5
AH12
SD_DQS5
AH14
BCM7038_SD_DQS4
SD_DQS4
BCM7038_SD_DQS3
AJ19
SD_DQS3
BCM7038_SD_DQS2
AH22
SD_DQS2
AJ25
BCM7038_SD_DQS1
SD_DQS1
BCM7038_SD_DQS0
AH27
SD_DQS0
BCM7038_SD_DQM7
AG6
SD_DQM7
BCM7038_SD_DQM6
AD10
SD_DQM6
AD11
BCM7038_SD_DQM5
SD_DQM5
BCM7038_SD_DQM4
AG12
SD_DQM4
BCM7038_SD_DQM3
AD20
SD_DQM3
BCM7038_SD_DQM2
AG21
SD_DQM2
BCM7038_SD_DQM1
AF24
SD_DQM1
AG26
BCM7038_SD_DQM0
SD_DQM0
AJ4
SD_VREF
AJ29
SD_VREF
DDR_VREF2
A
C38
C38
C37
C37
R21
R21
4.99K (DNI)
4.99K (DNI)
1uF
1uF
470pF
470pF
1%
1%
"Route VREF with 30-mil trace and CAP must be nearly at 7038".
5
4
22
22
RN1
RN1
BCM7038_SD_CKE
DDR_CKE
BCM7038_SD_DQ0
1
8
BCM7038_SD_ADDR12
2
7
DDR_ADDR12
BCM7038_SD_DQ1
BCM7038_SD_ADDR9
DDR_ADDR9
BCM7038_SD_DQS0
3
6
BCM7038_SD_ADDR7
DDR_ADDR7
BCM7038_SD_DQ2
4
5
22
22
RN4
RN4
BCM7038_SD_ADDR5
1
8
DDR_ADDR5
BCM7038_SD_DQ3
BCM7038_SD_ADDR3
DDR_ADDR3
2
7
BCM7038_SD_ADDR1
DDR_ADDR1
BCM7038_SD_DQ8
3
6
BCM7038_SD_ADDR10
DDR_ADDR10
BCM7038_SD_DQ9
4
5
22
22
RN7
RN7
BCM7038_SD_BA0
DDR_BA0
BCM7038_SD_DQS1
1
8
BCM7038_SD_WEb
DDR_WEb
BCM7038_SD_DQ10
2
7
BCM7038_SD_CS0b
DDR_CS0b
BCM7038_SD_DQ11
3
6
4
5
RN10
RN10
22
22
BCM7038_SD_ADDR11
DDR_ADDR11
BCM7038_SD_DQ16
8
1
BCM7038_SD_ADDR8
7
2
DDR_ADDR8
BCM7038_SD_DQ17
BCM7038_SD_ADDR6
DDR_ADDR6
BCM7038_SD_DQS2
6
3
BCM7038_SD_ADDR4
DDR_ADDR4
BCM7038_SD_DQ18
5
4
RN15
RN15
22
22
BCM7038_SD_DQ19
BCM7038_SD_ADDR2
DDR_ADDR2
8
1
BCM7038_SD_ADDR0
DDR_ADDR0
BCM7038_SD_DQ24
7
2
BCM7038_SD_BA1
DDR_BA1
BCM7038_SD_DQ25
6
3
BCM7038_SD_RASb
DDR_RASb
5
4
BCM7038_SD_CASb
22
22
R1
R1
DDR_CASb
BCM7038_SD_DQS3
BCM7038_SD_DQ26
BCM7038_SD_DQ27
Route clocks as differential pairs
BCM7038_SD_CK1
R2
R2
22
22
DDR_CK1
BCM7038_SD_DQ32
BCM7038_SD_CK1b
R3
R3
22
22
DDR_CK1b
BCM7038_SD_DQ33
BCM7038_SD_DQS4
BCM7038_SD_CK0
R4
R4
22
22
DDR_CK0
BCM7038_SD_DQ34
BCM7038_SD_CK0b
R5
R5
22
22
DDR_CK0b
BCM7038_SD_DQ35
BCM7038_SD_DQ40
BCM7038_SD_DQ41
BCM7038_SD_DQS5
BCM7038_SD_DQ42
BCM7038_SD_DQ43
BCM7038_SD_DQ48
BCM7038_SD_DQ49
BCM7038_SD_DQS6
BCM7038_SD_DQ50
BCM7038_SD_DQ51
BCM7038_SD_DQ56
BCM7038_SD_DQ57
BCM7038_SD_DQS7
BCM7038_SD_DQ58
BCM7038_SD_DQ59
BCM7038_SD_DQ4
BCM7038_SD_DQ5
BCM7038_SD_DQM0
BCM7038_SD_DQ6
BCM7038_SD_DQ7
BCM7038_SD_DQ12
BCM7038_SD_DQ13
BCM7038_SD_DQM1
BCM7038_SD_DQ14
BCM7038_SD_DQ15
BCM7038_SD_DQ20
BCM7038_SD_DQ21
BCM7038_SD_DQM2
BCM7038_SD_DQ22
BCM7038_SD_DQ23
BCM7038_SD_DQ28
BCM7038_SD_DQ29
BCM7038_SD_DQM3
BCM7038_SD_DQ30
BCM7038_SD_DQ31
BCM7038_SD_DQ36
BCM7038_SD_DQ37
BCM7038_SD_DQM4
BCM7038_SD_DQ38
BCM7038_SD_DQ39
BCM7038_SD_DQ44
BCM7038_SD_DQ45
DDR_VREF1
BCM7038_SD_DQM5
BCM7038_SD_DQ46
BCM7038_SD_DQ47
C36
C36
470pF
470pF
R15
R15
C35
C35
4.99K (DNI)
4.99K (DNI)
BCM7038_SD_DQ52
1%
1%
BCM7038_SD_DQ53
1uF
1uF
BCM7038_SD_DQM6
BCM7038_SD_DQ54
BCM7038_SD_DQ55
BCM7038_SD_DQ60
BCM7038_SD_DQ61
BCM7038_SD_DQM7
BCM7038_SD_DQ62
BCM7038_SD_DQ63
4
3
DDR_VTT
22
22
RN2
RN2
62
62
RN3
RN3
DDR_DQ0
DDR_VTT
1
8
1
8
2
7
DDR_DQ1
2
7
DDR_DQS0
3
6
3
6
DDR_DQ2
4
5
4
5
22
22
RN5
RN5
62
62
RN6
RN6
1
8
DDR_DQ3
1
8
2
7
2
7
DDR_DQ8
3
6
3
6
DDR_DQ9
4
5
4
5
22
22
RN8
RN8
62
62
RN9
RN9
DDR_DQS1
1
8
1
8
DDR_DQ10
2
7
2
7
DDR_DQ11
3
6
3
6
4
5
4
5
22
22
RN11
RN11
62
62
RN12
RN12
DDR_DQ16
1
8
1
8
2
7
DDR_DQ17
2
7
DDR_DQS2
3
6
3
6
DDR_DQ18
4
5
4
5
22
22
RN13
RN13
62
62
RN14
RN14
1
8
DDR_DQ19
1
8
2
7
2
7
DDR_DQ24
3
6
3
6
DDR_DQ25
4
5
4
5
22
22
RN16
RN16
62
62
RN17
RN17
DDR_DQS3
1
8
1
8
DDR_DQ26
2
7
2
7
3
6
DDR_DQ27
3
6
4
5
4
5
22
22
RN18
RN18
62
62
RN19
RN19
1
8
DDR_DQ32
1
8
DDR_DQ33
2
7
2
7
DDR_DQS4
3
6
3
6
DDR_DQ34
4
5
4
5
R6
R6
22
22
DDR_DQ35
R7
R7
62
62
R8
R8
22
22
DDR_DQ40
R9
R9
62
62
22
22
RN20
RN20
62
62
RN21
RN21
DDR_DQ41
1
8
1
8
DDR_DQS5
2
7
2
7
DDR_DQ42
3
6
3
6
DDR_DQ43
4
5
4
5
22
22
RN22
RN22
62
62
RN23
RN23
DDR_DQ48
1
8
1
8
DDR_DQ49
2
7
2
7
DDR_DQS6
3
6
3
6
4
5
DDR_DQ50
4
5
22
22
RN24
RN24
62
62
RN25
RN25
DDR_DQ51
1
8
1
8
2
7
2
7
DDR_DQ56
3
6
3
6
DDR_DQ57
4
5
4
5
22
22
RN26
RN26
62
62
RN27
RN27
DDR_DQS7
1
8
1
8
DDR_DQ58
2
7
2
7
DDR_DQ59
3
6
3
6
4
5
4
5
RN28
RN28
22
22
RN29
RN29
62
62
DDR_DQ4
8
1
8
1
DDR_DQ5
7
2
7
2
DDR_DQM0
6
3
6
3
5
4
DDR_DQ6
5
4
22
22
R10
R10
DDR_DQ7
R11
R11
62
62
RN30
RN30
22
22
RN31
RN31
62
62
DDR_DQ12
8
1
8
1
DDR_DQ13
7
2
7
2
DDR_DQM1
6
3
6
3
5
4
DDR_DQ14
5
4
RN32
RN32
22
22
RN33
RN33
62
62
DDR_DQ15
8
1
8
1
7
2
7
2
6
3
DDR_DQ20
6
3
DDR_DQ21
5
4
5
4
RN34
RN34
22
22
RN35
RN35
62
62
DDR_DQM2
8
1
8
1
DDR_DQ22
7
2
7
2
DDR_DQ23
6
3
6
3
5
4
5
4
RN36
RN36
22
22
RN37
RN37
62
62
DDR_DQ28
8
1
8
1
DDR_DQ29
7
2
7
2
DDR_DQM3
6
3
6
3
5
4
DDR_DQ30
5
4
22
22
R12
R12
DDR_DQ31
R13
R13
62
62
New DDR routing rules:
------------------------------
RN38
RN38
22
22
RN39
RN39
62
62
All timing is relative the CLK/CLKb that arrive at the destination DDR SDRAM chip.
DDR_DQ36
8
1
8
1
DDR_DQ37
7
2
7
2
6
3
DDR_DQM4
6
3
DDR_DQ38
1) X = CLK/CLKb should be a matched differential pair with a length < 4"
5
4
5
4
RN40
RN40
22
22
RN41
RN41
62
62
DDR_DQ39
2) Address and control should be X +/- 0.75" (or 100 ps)
8
1
8
1
7
2
7
2
3) DQS and DQM should be X +/- 0.75" (or 100 ps)
DDR_DQ44
6
3
6
3
DDR_DQ45
4) All DQs should match corresponding byte lane DQS/DQMs within +/- 0.20" (or 30 ps)
5
4
5
4
5) Place 22 ohm resisters on this page near BCM7038.
RN42
RN42
22
22
RN43
RN43
62
62
DDR_DQM5
8
1
8
1
DDR_DQ46
6) Place 62 ohm resisters for DQ signals midpoint between BCM7038 and DDR SDRAM
7
2
7
2
6
3
DDR_DQ47
6
3
7) Place DDR_VREF1/2 resistor dividers near BCM7038
5
4
5
4
8) Trace impedances need to be 60 ohms +/- 10% (54-66 ohms)
RN44
RN44
22
22
RN45
RN45
62
62
DDR_DQ52
8
1
8
1
9) Route VREF with 30-mil trace and at least 1 high quality ceramic bypass capacitor
7
2
DDR_DQ53
7
2
DDR_DQM6
6
3
6
3
for each connection to a device.
DDR_DQ54
5
4
5
4
R17
R17
22
22
DDR_DQ55
R18
R18
62
62
10) All traces should have a >= 3 to 1 spacing ratio fom the reference GND/PWR layer.
(e.g. 15 mil line-to-line spacing for a 5 mil dielectric thickness)
R19
R19
22
22
DDR_DQ60
R20
R20
62
62
RN46
RN46
22
22
RN47
RN47
62
62
DDR_DQ61
8
1
8
1
DDR_DQM7
7
2
7
2
DDR_DQ62
6
3
6
3
DDR_DQ63
5
4
5
4
3
2
3
DDR_DQ[63:0]
3
DDR_ADDR[12:0]
3
DDR_DQS0
3
DDR_BA1
3
DDR_DQS1
3
DDR_BA0
3
DDR_DQS2
3
DDR_CKE
3
DDR_DQS3
3
DDR_CS0b
3
DDR_DQS4
3
DDR_RASb
3
DDR_DQS5
3
DDR_CASb
3
DDR_DQS6
3
DDR_WEb
3
DDR_DQS7
3
DDR_CK0
3
DDR_DQM0
3
DDR_CK0b
3
DDR_DQM1
3
DDR_CK1
3
DDR_DQM3
3
DDR_CK1b
3
DDR_DQM2
3
DDR_DQM4
3
DDR_DQM6
3
DDR_DQM5
3
DDR_DQM7
D2.6V_BCM7038
BC1
BC1
BC2
BC2
0.1uF
0.1uF
0.1uF
0.1uF
DDR_VTT
C311
C311
C312
C312
C313
C313
C314
C314
C315
C315
C316
C316
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
NI 0805
ZINWELL CORPORATION [ Hsinchu ] R&D II
ZINWELL CORPORATION [ Hsinchu ] R&D II
ZINWELL CORPORATION [ Hsinchu ] R&D II
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
2, Wen-Hua Road, Hsinchu Industrial Park,Hsinchu 303, Taiwan
TEL:886-3-597-9050 # 559
TEL:886-3-597-9050 # 559
TEL:886-3-597-9050 # 559
Title
Title
Title
Size
Size
Size
Document Number
Document Number
Document Number
C
C
C
Date:
Date:
Date:
Monday, April 16, 2007
Monday, April 16, 2007
Monday, April 16, 2007
2
1
DDR_VTT
DDR_VTT
C1
C1
C2
C2
0.1uF
0.1uF
C3
C3
0.01uF
0.01uF
C4
C4
0.1uF
0.1uF
C5
C5
0.01uF
0.01uF
D
C6
C6
0.1uF
0.1uF
C7
C7
0.01uF
0.01uF
C8
C8
0.1uF
0.1uF
C9
C9
0.01uF
0.01uF
C10
C10
0.1uF
0.1uF
C11
C11
0.01uF
0.01uF
C12
C12
0.1uF
0.1uF
C13
C13
0.01uF
0.01uF
C14
C14
0.1uF
0.1uF
C15
C15
0.01uF
0.01uF
C16
C16
1000pF
1000pF
C17
C17
0.01uF
0.01uF
C
C18
C18
4.7uF
4.7uF
C19
C19
0.01uF
0.01uF
C20
C20
1000pF
1000pF
C21
C21
0.01uF
0.01uF
C22
C22
1000pF
1000pF
C23
C23
0.01uF
0.01uF
C24
C24
1000pF
1000pF
C25
C25
0.01uF
0.01uF
C26
C26
1000pF
1000pF
C27
C27
0.01uF
0.01uF
C28
C28
1000pF
1000pF
C29
C29
470pF
470pF
C30
C30
470pF
470pF
B
C31
C31
470pF
470pF
C32
C32
470pF
470pF
C33
C33
470pF
470pF
C34
C34
470pF
470pF
470pF
470pF
02
A
Philips_DVR
Philips_DVR
Philips_DVR
Rev
Rev
Rev
DDR TERM/CONN
DDR TERM/CONN
DDR TERM/CONN
1.1
1.1
1.1
Sheet
Sheet
Sheet
2
2
2
of
of
of
19
19
19
1
Advertisement
Table of Contents
