Nvidia GeForce 2 GTS Installation Manual page 21

Multimedia vga controller
Table of Contents

Advertisement

DVI Connector Pin Assignments and Description
Pin no. Signal Name
1
TX2-
2
TX2+
3
SHLD2/4
4
TX4-
5
TX4+
6
DDC_CLK
7
DDC_DAT
8
Vertical Sync
9
TX1-
10
TX1+
11
SHLD1/3
12
TX3-
13
TX3+
14
+5V Power
15
Ground
16
HPD
17
TX0-
18
TX0+
19
SHLD0/5
20
TX5-
21
TX5+
22
SHLD Clock
23
TXC+
24
TXC-
Flash ROM Upgrade
1. Copy the utility from your CD directory "\Nvidia\Dos\FLASH\GeForce" to
your harddisk.
2. Type nvflash.exe -f<filename> to update your ROM file (Rom file can be
downloaded from the web site).
Description
TMDS negative differential output, channel 2
TMDS positive differential output, channel 2
Shield for TMDS channel 2/4
TMDS negative differential output, channel 4
TMDS positive differential output, channel 4
DDC2B Clock
DDC2B Data
Signal for the analog interface
TMDS negative differential output, channel 1
TMDS positive differential output, channel 1
Shield for TMDS channel 1/3
TMDS negative differential output, channel 3
TMDS positive differential output, channel 3
Logic +5V supply
Ground reference for +5 volt power pin. Used as
return by Hsync and Vsync Signals
Signal is driven by monitor to enable the system to
identify the presence of a monitor.
TMDS negative differential output, channel 0
TMDS positive differential output, channel 0
Shield for TMDS channel 0/5
TMDS negative differential output, channel 5
TMDS positive differential output, channel 5
Shield for TMDS clock differential pair
TMDS positive differential output, channel Clock
TMDS negative differential output, channel Clock
18

Advertisement

Table of Contents
loading

Table of Contents