Dvio Board: A & V Output (Diagram 6); Clock - Philips DVDR880/001 Service Manual

Dvd video recorder
Table of Contents

Advertisement

Circuit Diagrams and PWB Layouts
DVIO Board: Audio & Video Output
1
2
3
AUDIO & VIDEO OUTPUT
A
Clock delay
+3V3_dly
+3V3_dly
+3V3_dly
7500-A
7500-B
7500-C
74LVC04A
74LVC04A
74LVC04A
14
14
14
1
2
3
4
5
6
4500
CLK27M_CON
OPTION
7
7
7
B
5500
+3V3
+3V3_dly
+3V3
100MHZ
2501
C
2502
100n
2503
100n
2504
100n
100n
7505
7 18
31
74LVC16244AD
VC
1
BUFENn_VID
EN1
48
D
EN2
25
EN3
BUFENn_AUD
24
EN4
YUV(0)
47
1
YUV(1)
46
YUV(2)
44
YUV(3)
43
YUV(4)
41
1
YUV(5)
40
YUV(6)
38
YUV(7)
37
E
36
F527
1
35
33
DV HS OUT
32
DV_VS
30
1
AUD BCLK
29
AUD_SDO_CON
27
AUD_WS_OUT
26
Buffer
F
G
H
YUV(7:0)
{DV_LCn,DV_ERRn,DV_DRQn,DV_DTACKn DV_ASn,DV_PDn,DV_DSUn,DV_RWn,DV_VS,DV_HS_IN,DV_RSTn,DV_HS_OUT,DV_DSLn}
{TDI,TCK,TDO,TDO_CONF,TMS}
{AUD_BCLK,AUD_WS_OUT,AUDIO_WS_701,AUD_MUTE,AUD_SDI,AUD_SDO_DAC,AUD_SDO_CON}
+3V3_dly
I
7500-F
74LVC04A
14
13
12
7
OPTION
1
2
3
DVDR880-890 /0X1
4
5
6
7
+3V3_dly
+3V3_dly
7500-E
7500-D
74LVC04A
74LVC04A
14
14
F501
F500
11
10
9
8
7
7
3504-B
F509
F510
2
7
F507
F508
33R
3504-D
5
4
3505-B
33R
F505
F506
7
2
33R
3505-D
F503
F504
5
4
33R
1
42
3505-C 3
F511
F519
3
4
6
10
3505-A
33R
F512
F513
F520
5
15
8
1
21
33R
3504-C
F514
F522
7
28
6
3
34
3504-A
33R
F515
F524
9
39
8
1
45
F516
33R
3524
2
11
1
F529
3502
33R
F517
F518
13
2
1
3
33R
15
5
F559
6
F521
17
8
2
9
3506
F523
19
11
12
33R
21
13
3
14
F528
F530
23
16
RTSN
17
F531
25
19
F533
+3V3
4
3525
20
27
22
F554
33R
23
F534
29
F555
3526
F558
31
33R
F535
33
F556
F557
3527
35
33R
37
F536
39
+5V
41
F537
43
RESETn
45
F538
47
ISPN
49
F546
51
TXD
53
55
F549
57
TDI
F551
59
TCK
To digital PCB
Shielding connection on mounting holes
Hole 4.0 mm with Cu
Hole 4.0 mm with Cu
Hole 4.9mm
0001
0002
0003
0004
0005
4
5
6
7
7.
EN 123
8
9
10
{SRAMCE0n,SRAMRDn,PINT0n,PINT1n,PALE,PWRn,PRDn,PRSTn}
{LINK_AVCLK,LINK_AVSYNC,LINK_AVVALID,LINK_AVFSYNC,LINK_CSn,LINK_INTn,LINK_AVREADY}
1500
179161
2
4
6
8
10
12
14
16
18
20
22
24
F532
26
+3V3
28
30
32
AUD_BCLK
34
AUD_WS_OUT
AUD_SDO_DAC
36
38
40
+5V
42
AUD_MUTE
44
46
F539
48
2514
CTSN
3518
F540
50
100R
47u
F547
52
RXD
54
56
F550
58
TDO
F552
60
TMS
Hole 3.6 mm
0006
0007
8
9
10
11
12
13
14
1508
PH-S
4506
1
PINT0n
4507
2
PINT1n
4508
3
LINK_AVVALID
4509
4
LINK AVFSYNC
5
4510
6
DOUT
4511
7
IO1
4512
8
IO3
9
4513
10
IO4
4514
11
IO10
12
OPTION
+3V3
+3V3
DAC
2507
2505
47u
47u
2508
2506
100n
100n
7506
UDA1334ATS
13
4
VDDA
VDDD
1
BCK
2
WS
PLL0
10
DIGITAL
PLL
INTERFACE
3
DATAI
SFOR0 11
DE-EMPHASIS
SFOR1 7
6 SYSCLK|PLL1
INTERPOLA ON
FILTER
8 MUTE
NOISE SHAPER
9
DEEM|CLKO
PH-S
2515
1501
F541
3519
F542
14
VOL
VOR
16
1
F545
F544
47u
100R
F543
2
VSSA
VSSD
VREF-DAC
3
15
5
12
F548
4
F553
CL 16532145_018.eps
11
12
13
14
0001
I4
F509
C6
0002
I5
F510
C5
0003
I6
F511
D6
0004
I6
F512
D6
0005
I7
F513
D7
0006
I8
F514
D6
0007
I8
F515
D6
1500
C7
F516
D6
A
1501
G14
F517
D6
1502
I2
F518
D7
1503
I2
F519
D5
1504
I2
F520
D5
1505
I2
F521
E7
1506
I3
F522
D5
1507
I3
F523
E6
1508
A14
F524
D5
2500
C1
F525
E12
B
2501
C3
F526
E12
2502
C3
F527
E2
2503
C3
F528
E6
2504
C3
F529
D5
2505
E12
F530
E4
2506
E12
F531
E7
2507
E11
F532
E8
2508
E11
F533
E4
2509
E6
F534
F7
C
2510
F8
F535
F7
2511
F8
F536
F7
2512
G8
F537
G7
2514
G11
F538
G7
2515
G13
F539
G8
2516
G10
F540
G10
2517
G13
F541
G13
2518
H12
F542
G13
2519
H12
F543
G14
D
3502
D5
F544
G12
3504-A D5
F545
G11
3504-B C5
F546
G7
3504-C D5
F547
G8
3504-D C5
F548
G12
3505-A D5
F549
H7
3505-B C5
F550
H8
3505-C D5
F551
H7
3505-D C5
F552
H8
E
3506
E5
F553
H13
3510
B3
F554
E4
3511
B4
F555
F4
3512
B5
F556
F4
3518
G10
F557
F6
3519
G13
F558
F6
3520
G10
F559
E6
3521
G13
3524
D5
F
3525
E5
3526
F5
3527
F5
4500
B4
4505
E6
4506
A13
4507
A13
4508
A13
G
4509
A13
4510
B13
4511
B13
4512
B13
4513
B13
4514
B13
5500
B1
5501
C3
5502
E12
H
5503
E12
7500-A B2
7500-B B2
7500-C B3
7500-D B4
7500-E B4
7500-F I1
7505
D3
7506
F11
I
F500
B4
F501
B5
F502
B3
F503
C6
F504
C5
F505
C6
F506
C5
F507
C6
221101
F508
C5

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents